

MOTOROLA INC SCOTTSDALE ARIZ GOVERNMENT ELECTRONICS DIV VIDEO MEMORY MODULES.(U) FEB 79 L A HOPPER F33615-77 AD-A070 944 F/G 9/2 F33615-77-C-1142 AFAL-TR-79-1003 UNCLASSIFIED NL 1 of 2 AD A070944



Report AFAL-TR-79-1003

MA 07094

### VIDEO MEMORY MODULES



February 1979



**Final Report** 

**September 1977 - May 1978** 

Approved for public release; distribution unlimited.

AIR FORCE AVIONICS LABORATORY AIR FORCE WRIGHT AERONAUTICAL LABORATORIES
AIR FORCE SYSTEMS COMMAND WRIGHT-PATTERSON AIR FORCE BASE, OHIO 45433

70 47 03

014

#### NOTICE

When Government drawings, specifications, or other data are used for any purpose other than in connection with a definitely related Government procurement operation, the United States Government thereby incurs no responsibility nor any obligation whatsoever; and the fact that the government may have formulated furnished, or in any way supplied the said drawings, specifications, or other data, is not to be regarded by implication or otherwise as in any manner licensing the holder or any other person or corporation, or conveying any rights or permission to manufacture, use, or sell any patented invention that may in any way be related thereto.

any patented invention that may in any way be related thereto.

This report has been reviewed by the Information Office (OI) and is releasable to the National Technical Information Service (NTIS). At NTIS, it will be available to the general public, including

foreign nations.

This technical report has been reviewed and is approved for publication.

FOR THE COMMANDER

DR. ROMALD A. BELT

Project Engineer

Processor Technology Group

AFAL/DHE-1

STANLEY E. WAGNER

Chief, Microelectronics Branch Electronic Technology Division

"If your address has changed, if you wish to be removed from our mailing list, or if the addressee is no longer employed by your organization please notify AFAL/DHE, W-PAFB, OH 45433 to help us maintain a current mailing list".

Copies of this report should not be returned unless return is required by security considerations, contractual obligations, or notice on a specific document.

AIR FORCE/56780/18 June 1979 - 70

SECURITY CLASSIFICATION OF THIS PAGE (When Date Entered)

(49 REPORT DOCUMENTATION PAGE	READ INSTRUCTIONS BEFORE COMPLETING FORM
AFAL+TR-79-1003	. 3. RECIPIENT'S CATALOG NUMBER
VIDEO MEMORY MODULES	5. TYPE OF REPORT & PERIOD COVERED Final; 1 Sept. 1977 15 May 1978
7. AUTHOR(*)	6. PERFORMING ORG. REPORT NUMBER  8. CONTRACT OR GRANT NUMBER(s)
Larry A. Hopper	F33615-77-C-1142
Motorola, Inc. Government Electronics Division Scottsdale, Arizona 85257	10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS
AF Avionics Laboratory (DHE) Air Force Systems Command USAF, Wright-Patterson AFB, Ohio 45433	February, 1979  13. NUMBER OF PAGES
14. MONITORING AGENCY NAME & ADDRESS(If different from Controlling Office)	15. SECURITY CLASS. (of this report) Unclassified
15 May 785	15a, DECLASSIFICATION DOWNGRADING SCHEDULE
Approved for public release; distribution	on unlimited.

18. SUPPLEMENTARY NOTES

19. KEY WORDS (Continue on reverse side if necessary and identify by block number)

Frame Rate Reduction, Frame Rate Buffer, Display Refresh Memory, Frame Freeze/Time Integration, Frame Store Memory, Video Memory, CCD Memory

20. ABSTRACT (Continue on reverse side if necessary and identify by block number)

This report summarizes the results of the exploratory development of a video frame store memory which can a) lower the sensor frame rate to provide increased A/J protection, and b) refresh a TV monitor at the normal rate while operating at reduced frame rates. Also, a similar unit for second-generation FLIR systems was investigated to a) freeze the display momentarily (continued)

DD 1 JAN 73 1473 EDITION OF 1 NOV 65 IS OBSOLETE

SECURITY CLASSIFICATION OF THIS PAGE (When Date Entered)

401 679

#### 20. ABSTRACT (continued)

to give an observer additional time to search for details, and b) to improve system sensitivity for the detection of fixed or slowly moving objects by integrating successive frames of video as the image is displayed. This effort is being conducted in parallel with investigations at AFAL to develop a low-cost A/J video data link for advanced RPV's and guided missiles. This exploratory development was divided into two phases. The first phase was devoted to circuit design and module definition. The second phase involved the brassboard fabrication and testing of two prototype video memories for RPV bandwidth reduction systems employing 64K digital CCD memories for the primary frame store function. The primary goal was to realize the imaging system at a minimum of memory cost, size, weight and power dissipation through the use of a common modular packaging approach.

### PREFACE

This report was prepared by the Engineering staff of the Government Electronics Division of Motorola, Inc. for the Air Force Avionics Laboratory, Wright-Patterson Air Force Base, under Air Force Contract No. F33615-77-C-1142. The work was performed at Motorola, Inc. GED, Scottsdale, Arizona.

The work, performed between 1 September 1977 and 15 May 1978, was directed for the Air Force by Dr. R. A. Belt, Air Force Avionics Laboratory.

The following persons participated in the research, module fabrication, testing, or writing of this report: J. E. Greenwood, Dr. G. R. Kaelin, J. E. Bjornholt, D. Hall, and L. A. Hopper.

This technical report has been reviewed and is approved for publication.

NTIS	O. lake I	TIV
DUC TO	AB	
Uncan.	bearing	
Jun til	Cicatlen_	
By		
Dy	and the second second second second	
Distri	Institut/	
Avent	ability.	Codes
	Availen	d/or
Dist	specia	1

### TABLE OF CONTENTS

Section	n Pa	ge
I	INTRODUCTION	1
11	PROGRAM RESULTS	4
	1 FRAME RATE BUFFER DETAILED DESCRIPTION	4
	a Technical Operation	4
	b. Frame Rate Buffer Packaging	23
	2 DISPLAY REFRESH MEMORY DETAILED DESCRIPTION	27
	a. Technical Operation	27
	b. Display Refresh Memory Packaging	28
	c. Self-test Feature of Display Refresh Memory	39
	3 EXTERNAL PROCESSOR CONTROL/INTERFACE	
	FOR FRB-DRM OPERATION	42
	4 FRAME FREEZE/TIME INTEGRATION DESIGN DESCRIPTION	44
	a. Algorithm Implementation	44
	b. FF/TI Design Description	45
	5 COMMON MODULE PARTITIONING	49
	a. Serial to Parallel Converter	50
	b. Frame Store Module (CCD Memory)	50
	c. Date Re-formatter (Buffer RAM)	51
	d. Digital to Analog Converter Module	53
	e. Backplane Module (Unique Control Circuitry)	53
	6 UNIT FABRICATION USING COMMON MODULES	57
	a. Frame Rate Buffer	57
	b. Display Refresh Memory	57
	c. Frame Freeze/Time Integrator	57
	7 TEMPERATURE DATA	57
	8 PROBLEMS AND RECOMMENDATIONS	61
	a. CCD Parts Delivery	61
	b. CCD Clock Timing	62
	c. Synchronization Delays	62
	d. Program Follow-On Recommendations	65

## TABLE OF CONTENTS (CONT)

_	or contains (cont)	
Sect	tion	Page
	wittout	
	APPENDIX	
	a. TI TMS 3064JL 64K CCD SPECIFICATION	
	b. FF/TI ALGORITHM PROGRAM	83
	c. FRB TEMPERATURE	
	d. FAIRCHILD CCD464 64K CCD SPECIFICATION	97

### LIST OF FIGURES

Fig	ure		Page
	1	Video Memory Modules Brassboard Units	. 2
	2	Common Module Definition	. 2
	3	Conceptual Hybrid Configuration	. 3
	4	Active Frame Definition for all Frame Rates	. 5
	5	Line Number Definition for TV Frame	. 6
	6	Field Definition and Line Storage	. 7
	7	Pixel Number Definition for a Horizontal TV Line; TV Line Timing	. 8
	8	Frame Rate Buffer Simplified Block Diagram	. 9
	9a	Output Sequence of Picture	. 10
	9ь	Output Sequence of Picture	11
1	0	Frame Rate Buffer Detailed Block Diagram	13
1	1	Line Organization in CCD Frame Rate Buffer Memory (Drum Concept)	16
1	2	Read/Write Sequencing for CCD	. 17
1	3	Buffer RAM Read and Write Cycle	. 18
1	4	Output Buffer RAM Storage Architecture	19
1	5	8 x 8 Block Number Definition	. 20
1	6	Output Timing Sequence of Frame Rate Buffer	. 21
1	7	Buffer RAM Size (Per Bit Slice) for Frame Rate Buffer	. 22
1	8	Video Data Displays	. 24
1	9	View of Frame Rate Buffer Unit	. 25
2	0	Frame Store Memory Circuit Board	. 25
2	1	FRB Timing Board	. 26
2	2	Display Refresh Memory Block Diagram	. 29
2	3	Detailed Block Diagram for Display Refresh Memory	. 31
2	4	Serial Data Input Timing Sequence for DRM	. 33
2	5	CCD Memory Architecture	. 34
2	6	DRM Output Timing	. 35
2	7	Digital-To-Analog Converter	. 36
0	0	Disalas Badash Massass Basabased Unit	97

### LIST OF FIGURES (CONT)

Figu	re	Page
-		
29	DRM Frame Store Memory Board	38
30	Block Diagram of Test Pattern Generator	39
31	Composite Video of Test Pattern (1 Horizontal Line)	40
32	Test Video From DRM	41
33	Block Diagram of Bandwidth Compression Processor Interface	43
34	Implementation of Exponential Averaging Algorithm	44
35	Frame Freeze/Time Integration Block Diagram	47
36	Timing Sequence for Algorithm Implementation	49
37	Serial/Parallel Converter Hybrid	51
38	Frame Store Hybrid Interconnect	52
39	Data Reformatter Module	53
40	8-Bit Digital-To-Analog Converter with Composite Video Output	55
41	Frame Rate Buffer Hybrid Interconnect	59
42	Frame Rate Buffer Miniaturized Package Concept	61
43	Display Refresh Memory Hybrid Interconnect	63
44	Display Refresh Memory Miniaturized Package Concept	65
45	FF/TI Common Module Interconnect	67

### LIST OF TABLES

Tal	ble	Page
1	Pixel Sequence From FRB Output RAM	21
2	Power Supply Requirements	23
3	Power Measurement for Frame Rate Buffer	23
4	Parts Count for Frame Rate Buffer	26
5	Power Supply Requirements	36
6	Power Dissipation for Display Refresh Memory	37
7	Parts Count for Display Refresh Memory	
8	Common Module Utilization	50

### SECTION I INTRODUCTION

This final report describes Motorola Inc. Government Electronics Division's efforts on a nine month developmental program of video memory systems. These investigations involved a video frame store memory for providing increased anti-jam (A/J) protection by lowering sensor frame rates, and a second-generation forward looking infrared sensor (FLIR) system to improve sensitivity by integrating successive frames of video. The critical design requirement of both systems was to minimize memory cost, size, weight and power dissipation to achieve a practical system for remotely piloted vehicle (RPV) or battlefield use.

This two-part developmental effort consisted of a circuit design and module definition phase followed by the brassboard fabrication of two prototype video memories for RPV bandwidth reduction systems. The program utilized 64k digital charge coupled device (CCD) memories for the primary frame store function along with large scale integrated (LSI) logic devices for minimizing control and input/output (I/O) functions. The modular packaging approach was applied to the two brassboard units so that each unique module might later be reduced to a high-density hybrid submodule.

A brassboard Frame Rate Buffer unit (FRB) was fabricated to 1) digitize the serial analog video output from a standard 525 line National Television Systems Committee (NTSC) compatible TV sensor into 512 samples/line at 6 bits per sample, 2) reformat the data into 8x8 pixel blocks for serial outputting, and 3) lower the video frame rate from the standard 30 frames/second to either 7½, 3¾ or 1½ frames/second. A brassboard Display Refresh Memory unit (DRM) was fabricated to perform the inverse function of the FRB. That is, it continuously updates a display monitor while simultaneously accepting frame rate reduced video data from the FRB. Figure 1 shows the two brassboard units with a summary of pertinent characteristics.

A Frame Freeze/Time Integration unit was also designed to 1) snatch a frame of video, digitize it, store it, and then read it out continuously through a digital-to-analog (D/A) converter to a standard 525 line NTSC compatible RS-170 format display, and 2) add together successive frames on a pixel-for-pixel basis while the sum is continuously displayed on a TV monitor.

These unit designs are partitioned into discrete functional modules. This modular packaging approach allows any unit to be fabricated around these basic functional blocks. Figure 2 shows the common modules defined for this program with a breakdown of module utilization for each unit. These functional building blocks can subsequently be reduced to a high density form of hybrids or full water LSI. Figure 3 illustrates a conceptual configuration of the Frame Rate Buffer and Display Refresh Memory if implemented with the high density functional modules.




Figure 1. Video Memory Modules Brassboard Units




Figure 2. Common Module Definition




Figure 3. Conceptual Hybrid Configuration

### SECTION II PROGRAM RESULTS

#### 1. FRAME RATE BUFFER

#### a. Technical Operation

The Frame Rate Buffer is capable of storing a complete frame of video from a standard 525 line NTSC compatible sensor. This stored video frame will be output at a lower rate from the standard 30 frames/second to either 7½, 3¾, or 1½ frames/second. These three frame rates correspond to the output of one complete frame of video every 4, 8, or 16 real time TV frames. This output frame, or active frame, is defined for each frame rate in Figure 4. Every active frame will consist of 512 pixels per horizontal line by 512 horizontal lines (256 lines from each field). The horizontal lines stored in each active frame are defined in Figure 5. The individual line numbers are Motorola designations but the relative timing of vertical drive, vertical blanking, and field index pulse are all NTSC standard. A timing diagram showing these signals and the location of the stored horizontal lines is given in Figure 6.

Every horizontal line consists of 512 active pixel elements which are stored in the CCD memory. These 512 pixels are taken from a horizontal line consisting of 640 total pixel time elements. The horizontal blanking, however, occupies 112 pixel time elements so that the 512 stored pixels represents ~97 percent of the remaining 528 active video pixel elements. Figure 7 defines the stored pixels from a given horizontal line.

A simplified block diagram of the Frame Rate Buffer is shown in Figure 8. The camera input goes through a video amplifier to set the proper gain and offset for the sample/hold (S/H) and A/D converter. The video is digitized into 6 bits per pixel of resolution and then changed from a 10-Mbps serial to a 2.5-Mbps four-bit parallel bus structure for storage in the CCDs. A master oscillator is included in the FRB to generate all internal timing signals and to generate proper synchronizing signals for the TV camera. Since the video from the camera is field oriented, the CCD memories will store the odd field data in the lower half of memory and the even field data in the upper half of memory. Two redundant buffer RAMs located at the CCD outputs are used to reformat the field oriented horizontal line data into 8 pixel x 8 pixel frame oriented data blocks. The buffer RAM output is converted back into a serial bit stream for outputting to the Display Refresh Memory.

The sequence by which a stored video frame is output is determined by pixel availability from the CCD memories. The output format of the FRB requires both odd and even field data, so a stored video frame cannot be output until the even field of that frame begins. Due to the serial nature of the CCD's, only certain portions of the stored frame are accessed during each rotation. The frame will, therefore, be output in vertical picture stripes with each stripe width being determined by the frame rate. Figure 9 shows the output sequence of a stored video frame for each required frame rate. A picture stripe will consequently take a complete real time TV field to be output from the Frame Rate Buffer.

A detailed block diagram of the Frame Rate Buffer is shown in Figure 10. The input video from the TV camera is digitized by a high-speed A/D converter. The 10-Msps A/D converter presently in the FRB is a combined monolithic/discrete module capable of outputting 6-bit parallel TTL data. All clock and interface circuitry around this S/H and A/D module are designed so that the Motorola proprietary 6-bit monolithic S/H and A/D may be added later. The digitized pixel output rate of the A/D is 10 Mbps. The maximum read/write data rate of the TI CCD's (part no. TMS 3064JL) is specified in the data sheet of Appendix A at 5 Mbps maximum. The input serial pixel rate of the A/D is, therefore, rate reduced through a serial to parallel converter to a four-bit parallel bus at a 2.5 Mbps pixel rate. This four-bit wide bus is the input to four CCDs at each bit per pixel for a total of 24 CCDs required to store a frame of video with this method of operation.




Figure 4. Active Frame Definition for all Frame Rates




Figure 5. Line Number Definition for TV Frame





Figure 6. Field Definition and Line Storage



HORIZONTAL LINE RATE =  $\frac{10.08 \text{ MHz}}{640}$  = 15750 Hz

Figure 7. Pixel Number Definition for a Horizontal TV Line; TV Line Timing




Figure 8. Frame Rate Buffer Simplified Block Diagram





Figure 9a. Output Sequence of Picture







Figure 9b. Output Sequence of Picture

2 11






Figure 10. Frame Rate Buffer Detailed Block Diagram

2

Each horizontal TV line has 512 pixel sampels, so a given CCD will have every fourth pixel stored in it (due to the four-bit-wide pixel bus) for a total of 128 pixels per line in a particular CCD. Also, since the data from the camera enters as an odd field followed by the even field, the CCD is segmented into odd and even field storage locations. The architecture for the CCD is shown in Figure 11. This figure represents only one of four identical CCDs required for each bit per pixel.

Once a complete frame of video has been stored in the frame store memory, it will be output in vertical picture stripes according to frame rate (see Figure 9). Since the FRB output must be frame oriented (interlaced odd and even field lines) 8x8 pixel blocks, the stored frame is not output until the even field of that frame. This means that the odd field of an active frame must be utilized to output the last vertical stripe of the previous stored frame. From a timing standpoint the odd field segment must be used to write data into the CCDs from the new active frame as well as output data from the odd and even fields of the old stored frame. These three operations (write new odd field data, read old odd field data, and read old even field data) occur at a 2.5 Mbps rate each, so this simultaneous manipulation would violate the 5 Mbps data throughput rate of the CCDs. To eliminate this, a data offset of 16 shifts, corresponding to one vertical picture stripe, was put in so that even field data from a stripe could be output from the CCDs to the buffer random access memory (RAM) prior to outputting odd field data to the buffer RAM. This would reduce the number of simultaneous manipulations to two for a 5 Mbps data rate. This shift is also shown in Figure 11. On a line by line basis, Figure 12 shows the CCD read and write operations required for storing and outputting one frame of video at the 7½ frames per second (FPS) rate.

The data read out of the CCDs is stored into redundant reformatting, or buffer RAMs. The two RAMs allow one of the RAMs to be written with CCD data while the other RAM is being read out to the Display Refresh Memory. After the CCD RAM is filled, the two RAMs switch functions. According to the timing sequence for data output, it takes only four real time TV horizontal line times to write a vertical picture stripe segment of 8 lines long into the buffer RAM since both odd and even field lines are available from the CCDs. This means that the DRM has four complete horizontal line times, or approximately 254 microseconds, to output 8 lines and 64 pixels per line of the given picture stripe segment. Figure 13 relates buffer RAM operation to the actual horizontal line timing for the first vertical stripe of a stored frame.

The reformatting function of the buffer RAM allows the data to be output in an 8 pixel x 8 pixel block format. The vertical stripe segment will be written into the RAM as 8 lines by 64 pixels, or eight 8x8 pixel blocks, in each buffer RAM. The buffer RAM architecture for the first eight blocks of the leftmost vertical picture stripe is shown in Figure 14. The data may then be read from the buffer and clocked through the output parallel-to-serial converter by supplying a seven-bit binary address to the RAM and a clock to the P/S converter. Adjacent eight-line pixel blocks are output from each vertical picture stripe in a top down manner. Figure 15 shows the actual 8x8 pixel block designations of an entire video frame.

The widest picture stripe to be output from the FRB is 64 pixels, as shown for the 7½ FPS rate in Figure 9(a). The buffer RAM is, therefore, capable of holding 64 pixels by 8 lines of data. At the 3¾ FPS rate, the picture stripe width is only 32 pixels, or four blocks, by 8 lines. In order to keep the controlling circuitry of the FRB to a minimum, the buffer RAM will always be loaded with a 64-pixel-wide stripe regardless of selected frame rate. It is, therefore, the job of the Display Refresh Memory to keep up with which data must be read from the buffer RAM. Table 1 defines what portion of the buffer RAM data must be read during each real time TV frame to load into the DRM at each of the three required frame rates. This table actually defines the addressing scheme from the DRM to retrieve the reduced frame rate data. The address from the DRM is actually the buffer RAM address of the FRB. There is an inherent delay in the RAM before data can be latched and clocked out of the parallel-to-serial converter at the output of the FRB. Figure 16 shows a timing diagram of the required signals, as well as how these signals are generated, and appropriate delay times for data output from the FRB. All signal lines are single ended TTL logical levels

There are two sync signals generated by the FRB. "FRAME SYNC" is a positive-going 500 nanosecond pulse output at the start of the transmission of a new active frame. From Figure 6, this pulse is sent prior to the first stored line of the even field of the real time TV frame because the first 8 blocks of the new stored frame are not available for output until this time (see Figure 9). A "BEGIN NEW PIXEL SET" pulse is used to signal the Display Refresh Memory that an output buffer RAM is loaded with 8 pixel blocks (8 lines x 64 pixels) and ready for output. This 100 nanose and negative-going pulse is output every 4 horizontal line times or =254 microseconds. The DRM has this length of time to read the 8 pixel blocks from one buffer RAM. Both signals are TTL compatible.





Figure 11. Line Organization in CCD Frame Rate Buffer Memory (Drum Concept)



NOTE: THIS SHOWS THE SEQUENCE FOR 7 1/2 FRAMES PER SECOND, BUT IS REPEATED (EXCEPT FOR WRITE) FOR LOWER FRAME RATES.

Figure 12. Read/Write Sequencing for CCD




Figure 13. Buffer RAM Read and Write Cycle




Figure 14. Output Buffer RAM Storage Architecture

8 x 8 Block Number Definition Figure 15.

TABLE 1. PIXEL SEQUENCE FROM FRB OUTPUT RAM

Frame Rate	Number of BEGIN Pulses	Pixels/ BEGIN Pulse	Pixel Sequence From RAM
7½ FPS	512	512	0-511 for all 4 frames
3¾ FPS	1024	256	0-255 for first 4 frames 256-511 for second 4 frames
17/4 FPS	2048	128	0-127 for first 4 frames 128-255 for second 4 frames 256-383 for third 4 frames
			384-511 for fourth 4 frames




Figure 16. Output Timing Sequence of Frame Rate Buffer

The output format of the Frame Rate Buffer is an 8x8 block oriented, six-bit pixel serial data line. Figure 17 shows the current output scheme along with other block size outputs available as well as the possible line-by-line output modes. All line-by-line modes inside the dark line are available by simply changing the address scheme of the Display Refresh Memory. The larger block sizes and areas outside the dark line require significant hardware changes to be implemented in the FRB.

The Frame Rate Buffer unit was designed to operate over the temperature range of -29 degrees C to +49 degrees C. All parts except the CCDs and clock drivers are specified over the entire military temperature environment of -55 degrees C to +125 degrees C. The memories and clock drivers are specified at 0 degrees C to +70 degrees C.

The Frame Rate Buffer is powered by four modular power supplies. Table 2 lists each supply with its associated current output. These supplies are all short circuit and overvoltage protected. The input requirements are 115 Vac $\pm$ 10 percent, 50-400 Hz. Table 3 shows the technology and functional submodule power dissipation of the FRB.

Figure 18a shows a photograph of video data viewed directly from a TV camera to a monitor. Figure 18b shows a photograph of video through the AFAL brassboard video memory system and displayed on a monitor.

OUTPUT	FRAME RATE (FPS)				
FORMAT	7 1/2	3 3/4	1 7/8	15/16	15/32
LINE BY LINE (1 X 64)	1K	1K	1K	1K	1K
LINE BY LINE (1 X 32)	1K	1K	1K	1K	1K
LINE BY LINE (1 X 16)	1K	1K	1K	1K	1K
LINE BY LINE (1 X 8)	1K	1K	1K	1K	1K
8 X 8 BLOCK	1K	1K	1K	1K	1K
16 X 16 BLOCK	2K	2K	2K	2K	2K
32 X 32 BLOCK	4K	4K	4K	4K	4K

# MAY BE REALIZED WITH MINIMAL HARDWARE CHANGE

4793-14

Figure 17. Buffer RAM Size (Per Bit Slice) for Frame Rate Buffer

TABLE 2. POWER SUPPLY REQUIREMENTS

Power Supply	Current Without A/D and S/H	Current With Hybrid/Discrete A/D and S/H	
+5Vdc	860 mA	1000 mA	
+12Vdc	550 mA	550 mA	
-5Vdc	<10 mA	<10 mA	
-12Vdc	<10 mA	460 mA	


TABLE 3. POWER MEASUREMENT FOR FRAME RATE BUFFER

Functional Description	Estimated Power	Technology
Serial to parallel		Low power
converter	1.5W	Schottky
CCD Memory Devices	2.4W	MOS
and clock drivers	3.0W	
Buffer RAM	0.3W	Silicon on Sapphire MOS
Output Register	0.1W	Low power Schottky
Control Logic	3.5W	LS TTL and MOS
TOTAL	10.8W	


#### b. Frame Rate Buffer Packaging

Figure 19 shows a photograph of the brassboard Frame Rate Buffer unit. It is built in a 19 inch rack-mountable drawer with a depth of 29 inches and a height of 5½ inches. All of the electronics are housed on two 7 by 7 inch wirewrap boards. Figure 20 shows a photograph of the circuit board containing CCD memory, buffer RAM memory, and output converters. Figure 21 shows a photograph of the timing board. Table 4 shows a parts breakdown for the two Frame Rate Buffer circuit boards.

The VIDEO INPUT front panel connector interfaces directly to an RS-170, 75  $\Omega$  video source. The remaining four connectors, COMP SYNC, COMP BLANK, V DRIVE, and H DRIVE are 75  $\Omega$  source drivers for external sensor synchronization.



a.



b.

Figure 18. Video Data Displays




Figure 19. View of Frame Rate Buffer Unit




Figure 20. Frame Store Memory Circuit Board




Figure 21. FRB Timing Board

TABLE 4. PARTS COUNT FOR FRAME RATE BUFFER

Functional Description	6 Bits/Pixel Functional Total	No. Parts at 1 Bit/Pixel	
Serial to Parallel Converter	12	2	
CCD Memory Devices	24	4	
and Driver	6	1	
Buffer RAM	12	2	
and Register	6	1	
Tri-State Buffer	6	1	
Control Logic	44	44	
TOTAL	110	55	

#### 2 DISPLAY REFRESH MEMORY DETAILED DESCRIPTION

### a. Technical Operation

The Display Refresh Memory is capable of inputting and storing frame rate reduced video data while continuously refreshing an NTSC standard TV monitor at a 30 frame/second rate. The DRM essentially performs the reverse function of the Frame Rate Buffer. A simplified block diagram showing the major operational blocks in the DRM is shown in Figure 22. The serial input data is clocked through a serial-to-parallel converter and written into an input buffer RAM. The operation of outputting a full RAM of data from the FRB to the DRM is actually a copy function with each pixel from the FRB being transferred to its corresponding location in the DRM. This data is then stored in CCD memory for output. There are two complete frame memories in the FRB, and they operate in alternate modes. While one memory is being loaded with a slow scan video frame, the other is read out through a high speed D/A converter to a TV monitor. After the first memory is full, that memory is switched by the FRAME SYNC signal to be displayed on the monitor.

A detailed block diagram of the Display Refresh Memory unit is shown in Figure 23. Upon command of the BEGIN NEW PIXEL SET pulse, the six-bit pixel serial input data (from the FRB output) is clocked into a serial-to-four-wide parallel converter by the external serial data clock. The circuitry required for generating this external clock, along with the address lines to the FRB, are contained in the DRM but not considered part of it. The four input pixels are then written into an input buffer RAM. There are two redundant buffer RAMs that operate in alternate modes. While one RAM is being written with input data, the other is being read into the CCD frame store memory. This redundant RAM removes the complexity of trying to simultaneously read and write a single RAM. After one RAM has been loaded with input data, a RAM FULL pulse is generated and the two RAMs reverse functions. Each RAM, whether written with input data or read into the CCD memory, has four horizontal line times (254 microseconds) to complete its function. Figure 24 shows a timing diagram of the data input sequence along with associated start pulses.

The CCD memories are loaded with data from the buffer RAM in an architecture similar to that of the FRB. Since the digital CCD data is output directly to the D/A converter for display, this CCD data is arranged with adjacent line odd field data in the lower half of memory and adjacent line even field data in the upper half of memory. This architecture is shown in Figure 25. As in the FRB, there is one CCD for each of the four parallel data lines and 4 CCDs for each bit per pixel for a total of 24 CCDs in each of the two frame memories of the DRM. The four parallel CCDs are each loaded with every fourth pixel from a horizontal line, so each CCD will contain \( \frac{1}{2} \) of a horizontal line, or 128 pixels. The shaded areas in the lines of Figure 24 represent the new data stored for the first vertical picture stripe of the output video frame at the 7½ FPS rate. This stripe is 64 pixels long (see Figure 9 (a)). One buffer RAM, therefore, contains 8 lines by 64 pixels of data. The first vertical picture stripe will be written into the CCD locations reserved for lines 1 through 8, and each of the four CCDs will be written with 16 pixels (64 pixels total). One buffer RAM will therefore store the designated 16 pixels of lines 1 through 8 into the CCDs. The second RAM will store the first 16 pixels of lines 9 through 16 into the four CCDs. This process will continue until the entire CCD memory has been filled from the RAMS with these 16 pixel wide segments. Each CCD will make eight complete revolutions for each vertical picture stripe output from the FRB. Since each stripe is sent during one entire real time TV field, the CCD will make these eight revolutions in each field.

The horizontal line data from the CCDs will then be output to the high speed D/A converter (DAC) in a sequential manner. Since the frame rates of 7½ FPS, 3¾ FPS and 1½ FPS correspond to receiving one complete active video frame every 4, 8 or 16 real time TV frames respectively, the CCD memory being displayed on the monitor will be read 4, 8 or 16 times. The Display Refresh Memory has its own internal master oscillator and TV sync generator so that the alternating between frame memories in the DRM results in flicker-free monitor operation. A sample timing diagram for reading digital CCD data and outputting it to the DAC is shown in Figure 26. The same serial output clock of the DRM output is used by the DAC since data is read out of the DRM on the negative-going edge of this clock and the DAC latches in new pixel data on the positive-going edge of this clock.

A high speed DAC is used to interface the 6-bit digital data from the DRM to the TV monitor. The DAC accepts a 6-bit, TTL compatible, 10 Mbps pixel along with composite sync and composite blanking to output standard RS-170 composite video. The output is buffered and capable of driving a 75 ohm load. A block diagram of the D/A converter is shown in Figure 27.

As shown in the block diagram, alternate pixels will be latched and presented to each DAC every 200 nanoseconds. The outputs of the DACs are then multiplexed so that every pixel is output. This dual latch/DAC approach was chosen to minimize power consumption and maximize speed performance as compared to the conventional DAC module and sample/hold circuitry. By using the two DACs and multiplexer, the analog output has a chance to settle since, if it were not settled when one DAC output was selected, it would settle during that sample. Using a sample and hold, however, if the DAC had not settled when sampled, the output would be wrong for the entire sample. So the two-DAC approach offers some significant advantages.

This converter has been designed, built and tested to operate satisfactorily over the temperature range -55 degrees C to +90 degrees C. The composite blanking signal will be used to output a black (all zero equivalent) video level during horizontal and vertical blanking intervals of the monitor. Composite sync will be summed into the output video to produce the standard RS-170 composite video.

The Display Refresh Memory will accept the line-by-line or different block-sized data formats shown in the inside portion of Figure 17 without internal DRM circuitry changes. The only change required is in the control/interface circuitry which addresses the Frame Rate Buffer's output buffer RAM.

The Display Refresh Memory unit was designed to operate over the specified temperature range of -29 degrees C to +49 degrees C. All parts except the CCDs and clock drivers are specified over the entire military temperature environment of -55 degrees C to +125 degrees C. The memories and clock drivers are specified at 0 degrees C to +70 degrees C.

The Display Refresh Memory is powered by four modular power supplies. Table 5 lists each supply with its associated drive current loads. All supplies are short circuit proof and overvoltage protected for maximum circuit protection. The input requirements to these supplies are 115Vac±10%, 50-400 Hz. Table 6 summarizes the technology and functional submodule power dissipation of the DRM. This power includes the interface circuitry that controls the FRB/DRM serial data interface.

### b. Display Refresh Memory Packaging

Figure 28 shows a photograph of the brassboard Display Refresh Memory unit. It is built in a 19" rack-mountable drawer with a depth of 29 inches and a height of 5½ inches. The electronics are mounted on four 7x7 inch wirewrap boards with all control and interface signals connected through a 55-pin circular connector. Figure 29 shows the component layout of one of the two complete CCD frame store memories in the DRM. Table 7 shows a parts breakdown for the four DRM circuit boards.

There are four test points located on the front panel of the Display Refresh Memory. H DRIVE is a synchronizing signal for observing actual video output data. The SYNC signal is the FRAME SYNC pulse which designates the beginning of a new active frame of video to be output from the FRB. The LOAD RAM test point is the "BEGIN NEW PIXEL SET" signal from the FRB. This signal indicates that an FRB buffer RAM is full and ready to be output to the DRM. The RAM FULL test point is generated inside the DRM that indicates one FRB RAM has been transferred to the DRM input RAM and is ready to be written into the CCDs. All four of these signals are buffered so that unintentional grounding will not affect the operation of the DRM.

The composite sync and composite video signals are used for TV monitor or video tape recorder synchronization. Each of these signals is capable of driving a 75 ohm load and is short circuit protected.





Figure 22. Display Refresh Memory Block Diagram






Figure 23. Detailed Block Diagram for Display
Refresh Memory

31




Figure 24. Serial Data Input Timing Sequence for DRM




Figure 25. CCD Memory Architecture




Figure 26. DRM Output Timing




Figure 27. Digital-To-Analog Converter

TABLE 5. POWER SUPPLY REQUIREMENTS

Power Supply	Drive Current
+5Vdc	1200 mA
+12Vdc	780 mA
-5Vdc	11.5 mA
-12Vdc	30.0 mA

TABLE 6. POWER DISSIPATION FOR DISPLAY REFRESH MEMORY

Functional Description	Estimated Power	Technology  Low Power Schottky	
Serial-To-Parallel Converter	1.5 W		
Input Buffer RAM	0.3 W	MOS	
CCD Memory Devices	4.8 W	MOS	
Clock Drivers	6.0 W	MOS	
Output Serial Register	0.2 W	Low Power Schottky	
Control Logic	2.2 W	Low Power Schottky	
Interface Circuitry	0.5 W	Low Power Schottky	
D/A Converter	0.4 W	Low Power Schottky	
TOTAL	15.9 W		



Figure 28. Display Refresh Memory Brassboard Unit




Figure 29. DRM Frame Store Memory Board

TABLE 7. PARTS COUNT FOR DISPLAY REFRESH MEMORY

Functional Description	6 Bits/Pixel Functional Total	No. Parts at 1 Bit/Pixel	
Serial-To-Parallel Converter	12	2	
CCD Memory Devices	48	8	
Clock Drivers	12	2	
Output Serial Register	12	2	
Control Logic	60	60	
D/A Converter	7	7	
TOTAL	151	81	

# c. Self-Test Feature of Display Refresh Memory

The self-test feature generates an eight-level (3-bit) grey scale of 8 vertical stripes as seen on the TV monitor. This mode is selected by connecting the single test connector plug to the Control/Interface connector located on the DRM front panel, and selecting a 7½ frame per second rate. The associated circuitry for the test pattern generator is located on board A3, and a block diagram of the test circuitry is shown in Figure 30.

The MM4320 TV Sync Generator is allowed to free-run, and a test SYNC signal is generated every fourth real-time TV frame. A three-bit binary counter is used to count the eight fields during these four frames such that one binary count is output throughout an entire field. These three counter bits are routed through the test connector plug back into the three most significant input data bits of the DRM. The three least significant bits are all logic "0" (grounded). A TEST BEGIN NEW PIXEL SET signal is generated every fourth horizontal line time from the MM4320 Sync Generator.

The TV picture pattern, then, will appear as follows:

0	0	0	0	1	1	1	1
0	0	1	1	0	0		1
0	1	0	1	0	1	0	1
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0




Figure 30. Block Diagram of Test Pattern Generator

This pattern may be shifted (rotated horizontally) by adjusting the TEST SYNC pot on board A3 so that the brightest stripe (111000) just appears at the left side of the picture followed by the darkest stripe. This will allow the DAC output to be observed as it reacts to this 'step' function. A picture of one horizontal line of the test feature exhibiting this mode is shown in Figure 31. A picture of this rotated test pattern is shown in Figure 32.




Figure 31. Composite Video of Test Pattern (1 Horizontal Line)




Figure 32. Test Video From DRM

### 3 EXTERNAL PROCESSOR CONTROL/INTERFACE FOR FRB-DRM OPERATION

The output of the Frame Rate Buffer unit and the input of the Display Refresh Memory unit are designed to allow a bandwidth compression transform processor to be operated between the two brassboard units. The Frame Rate Buffer has the following interface control signals which must be used or generated by the processor:

- 1. SYNC 100 nanosecond pulse sent every 4, 8 or 16 TV frames (7½ FPS, 3¾ FPS or 1½ FPS) to indicate the start of a new active frame of video.
- 2. BEGIN NEW PIXEL SET -100 nanosecond pulse sent every 4 TV line times (253.97  $\mu$ s) to indicate buffer RAM is ready for output.
- 3. SERIAL DATA OUTPUT Six parallel bits for single pixel serial data interface.
- ADDRESS LINES Seven address lines used to access up to 128 sets of 4 adjacent pixel groups from the buffer RAM.
- SERIAL OUTPUT CLOCK single clock to output serial pixels from the FRB parallel to serial register.
- 6. OUTPUT REGISTER LOAD positive-going pulse sent every four Serial Output Clock pulses to load P/S register from buffer RAM.
- TRISTATE ENABLE Active high signal to TRI-STATE FRB output for "common bus" operation.

All of these signals are standard TTL logic levels.

The SYNC pulse will be sent at the beginning of the ACTIVE video frame, where this active frame is defined in Figure 4 for all frame rates. This pulse will be output at the start of the even field of the real time TV frame (see Figure 6) since the actual stored video is not available for output until that time. This is because the output data format is specified to be 8x8 frame-oriented blocks, and the stored frame is output in vertical picture stripes according to Figure 9. Each vertical stripe is divided into 64 equal sections, with each section (8 lines by 64 pixels for 71/2 FPS) corresponding to one full output buffer RAM. Once a section is ready for output from a RAM, a BEGIN NEW PIXEL SET pulse is transmitted. From this point, the BW compression processor must remove the appropriate pixels (see Table 1) for processing during the next four horizontal line times ( $\approx 254$  microseconds). These pixels may be removed from the FRB by appropriate RAM addressing, P/S register loading and clocking according to the timing diagram of Figure 16. This asynchronous "hand-shake" mode will allow the processor to perform operations at a continuous or gated rate of one pixel every 100 nanoseconds maximum. The processor may, therefore, extract data from the FRB with clock signals generated from either its own master oscillator or a clock supplied by the FRB. The only constraint is that each FRB buffer RAM, containing 8 lines by 64 pixels of data, must be completely processed before the next BEGIN NEW PIXEL SET pulse, or a maximum time of 254 microseconds. The TRISTATE ENABLE line is held low for normal data output from the FRB, and enabled high to allow "common bus" operation.

Figure 33 shows a block diagram of the processor interface to the FRB and DRM brassboard units. Since the compressed data is assumed to be transmitted over a data link, the FRAME SYNC signal is assumed to be part of the transmitted data immediately preceeding the first transformed data bit of the active video frame. This sync code must, therefore, be detected by the inverse processor to be output to the DRM. The serial data clock must be obtained from the link, and the BEGIN NEW PIXEL SET pulse must be output to the DRM after eight lines of a vertical picture stripe have been inverse processed. The ground processor may operate from a clock furnished by the DRM or from its own internal oscillator since the data input to the DRM may be asynchronous due to the "handshake" mode of operation.




Figure 33. Block Diagram of Bandwidth Compression Processor Interface

The Display Refresh Memory needs the following interface control signals:

- 1. SYNC 500 nanosecond pulse sent every 4, 8 or 16 TV frames (7½ FPS, 3¾ FPS or 1½ FPS) preceeding the first pixel of a new frame.
- 2. BEGIN NEW PIXEL SET -100 nanosecond pulse sent every 4 TV line times ( $\approx 254 \ \mu s$ ) to indicate a new eight lines of a vertical picture stripe.
- 3. SERIAL DATA Six lines of data, corresponding to 6 bits for a single serial pixel.
- DATA CLOCK Input clock whose POSITIVE edge may be used to clock stable data into the DRM.

All signals are standard TTL logic levels and are diagrammed in Figure 33.

The SYNC signal is used to select the alternate CCD memory frame in the DRM, as well as reset the TV monitor's control sync to the upper left hand corner of the sweep. This allows the preceeding video frame to be displayed on the monitor and resets all controls for writing the next active video frame into the other CCD memory block. Following the SYNC pulse, there will be a total of 512 x 512 pixels (at 6 bits per pixel) inputted to the DRM to fill this other memory frame. There are 64 BEGIN NEW PIXEL SET pulses sent every field with the total number of these pulses being dependent on the frame rate, as shown in Table 1. The number of pixels to be taken from the inverse processor and then put into the DRM is also shown in that figure.

The serial data lines correspond to a single pixel (at 6 bits per pixel) to be stored in the DRM. The serial data stream is also accompanied by a data clock to strobe a given pixel into the DRM on its positive-going edge. The DRM accepts pixels at either a constant rate, or in bursts up to a maximum of one pixel every 100 nanoseconds. The only constraint is that the required number of pixels be input to the DRM in the 4 horizontal line times (254  $\mu$ s).

#### 4 FRAME FREEZE/TIME INTEGRATION DESIGN DESCRIPTION

### a. Algorithm Implementation

The FF/TI unit is a video frame store memory used to: 1) freeze the monitor display momentarily for more detailed observation, and 2) improve the system sensitivity for the detection of fixed or slowly moving objects by integrating successive frames of video as the image is displayed. This time integration function is done by acquiring a line of digitized video from the frame store memory, adding to it the most recent sensor scan, scaling the sum appropriately to avoid register overflow, and re-inserting the result back into the frame store memory. This "exponentially-weighted" averaging process allows the frame averaging to be continuous, with the results of the earlier measurements deemphasized as new measurement information is added. The integration process will be implemented on a pixel by pixel basis.

The exponentially-weighted algorithm is expressed as follows:

$$A_n = A_{n-1} + \frac{S_n - A_{n-1}}{F}$$

where

An = latest measurement average to be stored

 $A_{n-1}$  = previous stored measurement average

S<sub>n</sub> = current pixel value

F = weighting factor

So the difference between the previous stored value and the current real time pixel value is scaled by F and then added to the previous stored value to obtain the new video sample value. From the equation a small value of F will cause the displayed video to respond quickly to changes in  $S_n$ . Larger values of F will cause the displayed video to adapt slowly to changes in  $S_n$ . The FF/TI is designed for F=16 so that the divide will consist of a four-bit shift. A block diagram of the algorithm is shown in Figure 34.

With F = 16, a computer program was run to check the transient response of the algorithm to an input step function of a full scale pixel value (128) to a zero-value average measurement. This resultant steady-state average value was then processed with a zero-value pixel. The results are shown in Appendix B. These tabulated values, representing the actual video average measurement, indicate that no additional sign bit is needed for proper algorithm operation. Since these average measurements are conducted on a pixel by pixel basis, the entire algorithm must be implemented in one real time pixel increment. This means that the output video display, coming from the previous measurement sample, will essentially be one frame sample behind the real time averaged value.




Figure 34. Implementation of Exponential Averaging Algorithm

### b. FF/TI Design Description

Figure 35 shows a block diagram of the Frame Freeze/Time Integration unit. This is a complete system which may snatch a frame of video, digitize it, store it, and then read it out continuously through D/A converter to a standard 525 line NTSC compatible RS-170 format display. This unit may also add together successive frames on a pixel for pixel basis while the sum is continuously being updated on a TV monitor. These two unique functions, along with the normal mode of real time display of consecutive stored frames, are under pushbutton control of a display operator.


The design of the FF/TI unit makes extensive use of the frame store memory module of the two brassboard units. The input video from a TV camera is adjusted to proper operating levels by a video amplifier and then digitized to 6 bits per pixel through a high speed sample/hold and A/D converter. These serial pixels are then converted to a four-pixel-wide bus by a serial-to-parallel converter. A high speed adder is next used to perform one of two functions. Under a normal display, the input pixels are added to zero, and stored in the CCD memory unchanged from their original values. Since these pixels are input in a standard field organized frame, the CCDs are organized exactly as the Display Refresh Memory shown in Figure 24. At the same time an input pixel is written into the CCD memory, the previous value is read from the CCDs and displayed on a monitor through a D/A converter. Since both the TV camera and TV monitor receive the same synchronizing signal from the FF/TI unit, the relative sensor sweeps are located in exactly the same location. This completely synchronous operation reduces the complexity of the controlling hardware but means that the displayed video is exactly one frame behind the real time TV camera video.


If the Frame Freeze function is selected, the memory operates exactly the same way. A pixel is read from the CCD memory and output to the D/A converter for display. At the same time, that pixel is latched into a register and fed back to the input adder. In this mode, that feedback pixel is added to zero (the most recent input pixel from the camera is ignored) and then stored back into its same CCD location. This READ-MODIFY-WRITE operation causes the video in the CCD memory to retain its original value, and the monitor display will effectively be frozen with one frame of video. As soon as this function is removed, the most recent TV camera video frame will be stored in memory and displayed the following frame.

The Time Integration mode of operation is almost unchanged from the Frame Freeze mode. As a pixel is read out of the CCD memory, it is simultaneously displayed on the TV monitor. This pixel is also latched into the feedback register and presented to the input adder. This pixel is then subtracted from the most recent TV camera pixel from the A/D converter. This difference is next shifted down four bits (divided by 16), added to the present output pixel, and stored back into the CCD memory. This completes the integration algorithm of one pixel of video. The process is actually implemented on four parallel pixels, with a resolution of 10 bits per pixel (F = 16). The output video to the D/A converter will consist of the six most significant bits from a given pixel value.

Since four parallel pixels must be averaged in four real time pixel increments, the timing sequence is very critical. Figure 36 shows a sample timing diagram of the algorithm execution. The actual hardware operation will require careful scrutiny, but the diagram shows that, typically, enough time is available for the entire process.

The D/A converter to be used with the FF/TI unit is the same as that described for the Display Refresh Memory in paragraph 2a. The parts count for the Frame Freeze/Time Integration unit will be comparable to the Frame Rate Buffer unit except four more bit planes of CCD memory with associated drivers and output latches must be included. The power estimate for the FF/TI unit is expected to be about 15 watts. The push-button mode controls are clocked with the sync generator Field Index pulse so that a newly selected mode will begin with the next full video frame so that no glitches or blank spots will be detected on the monitor display.





Block Diagram
47

(The reverse of this page is Blank)




Figure 36. Timing Sequence for Algorithm Implementation

# 5 COMMON MODULE PARTITIONING

The Frame Rate Buffer, Display Refresh Memory and Frame Freeze/Time Integration units are designed to utilize common functional blocks. These blocks are implemented in discrete functional modules which perform identical operations in each unit. A list of the modules, along with the units which incorporate a particular module, is shown in Table 8. These modules are realized with discrete hardware so that one functional block is required for each bit per pixel (bit plane segmented). This modular packaging approach will allow each functional module to be reduced to a high density form (hybrid packaging or full wafer LSI). The following sections completely define each module with respect to function, data I/O format, and power supply/control interface. An approximate hybrid package size is listed for some of the modules.

TABLE 8. COMMON MODULE UTILIZATION

Common Module	Unit
Sample/Hold & A/D Converter	Frame Rate Buffer,
	Frame Freezer/Time Integration
Serial-to-Parallel Converter	Frame Rate Buffer,
	Display Refresh Memory,
	Frame Freeze/Time Integration
Frame Store Module	Frame Rate Buffer,
	Display Refresh Memory,
	Frame Freeze/Time Integration
Data Reformatter Module	Frame Store Memory,
(Buffer Ram)	Display Refresh Memory
D/A Converter	Display Refresh Memory,
	Frame Freeze/Time Integration

#### a. Serial to Parallel Converter

The serial-to-parallel converter module is used at the input of all three units to change 10 Mbps serial pixel data to a four wide, 2.5 Mbps parallel pixel bus. This hybrid module consists of two 54LS175 low power Schottky, positive edge-triggered latches, and one module is required for each bit per pixel of digitized video resolution. Figure 37 shows an interconnect of this module. Input data S1 is input to the first group of latches, and ripples through this register at the input clock rate. The input pixels are clocked through this serial shift register on the low to high transition of the clock. The LATCH signal is used to clock every four pixels in the serial register to the four wide output bus. The LATCH clock is made by simply dividing the input CLOCK by 4. The four output pixels are then stable for four input data time segments. The expected power dissipation of this module is typically 120 mW. The module itself will have only 9 output pins, with all inputs and outputs TTL compatible. Each input represents one half of a unit TTL load, and each output is capable of driving 10 unit TTL loads.

#### b. Frame Store Module

The frame store module consists of one bit plane of CCD memory with associated clock drivers and data latches. This module is also used in the FRB, DRM and FF/TI. Figure 38 shows the interconnect for this module. There are seven chips associated with the frame store module. Four 64K CCD memory devices, which correspond to one bit plane of memory in all three units are required. There is a MOS clock driver to interface the TTL phase clocks and chip enable to the CCDs. Also, an input/output data latch and output parallel-to-serial converter are contained in the module. These last two chips allow the memory outputs to be interfaced to the re-formatter module in the FRB or directly to the D/A converter in the DRM or FF/TI. All inputs represent one unit TTL load factor except the data input lines which represent 1½ unit loads. All inputs and outputs are TTL compatible. The power dissipation of this module is estimated to be about 1 watt. There are 26 output pins required for interfacing, and the hybrid size will be a 1 inch x 1 inch package.




Figure 37. Serial/Parallel Converter Hybrid

#### c. Data Re-Formatter Module

The data re-formatter, or buffer RAM module is used in the FRB and DRM units for interlacing or de-interlacing field oriented horizontal video lines. This module consists of two 256x4-bit silicon-on-sapphire MOS RAMs and a low power Schottky Tristate parallel-to-serial converter. One of these modules is needed for each bit per pixel in each of the two brassboard units. The maximum read or write cycle time of the RAM is 400 nanoseconds, with the output serial data being available at 10 Mbps. Figure 39 shows the interconnect for the data re-formatter module. All inputs and outputs are TTL compatible. All control lines of the RAMs are brought out as part of the 34 I/O pins so that each RAM may be operated independently. The total power dissipation is about 225 mW.




Figure 38. Frame Store Hybrid Interconnect





Figure 39. Data Reformatter Module

### d. Digital to Analog Converter Module

The D/A converter is used with the DRM and FF/TI units. This module accepts up to 8 bits per pixel along with a serial pixel clock, composite sync and composite blanking to output standard RS-170 video. Figure 40 shows the schematic of the D/A converter. Each of the input timing signals presents a factor of 1 TTL unit load. The discrete output buffer is used as a summing amplifier and 75 ohm driver. There are only 15 interface pins to the module, and the total power dissipation is about 400 mW. This module will be packaged in a ½ inch x ½ inch flat pack.

#### e. Backplane Module

There will be a separate backplane module for each of the three units. Each module performs a similar function of unit synchronization and control, but each backplane module contains circuitry unique to its own particular unit. Each unit will utilize 3 backplane modules to accommodate the pinouts and power dissipation.






Figure 40. 8-Bit Digital-To-Analog Converter with Composite Video Output

2

55

### 6 UNIT FABRICATION USING COMMON MODULES

### a. Frame Rate Buffer Common Module Design

The Frame Rate Buffer may be implemented by interconnecting the previously defined common modules. A sample-hold and A/D converter are required to digitize the incoming video. A serial to parallel module is needed for each required bit per pixel. The output of this module is used as the input to the frame store module (CCD memory module). This output is connected to the input of the data re-formatter (buffer RAM) module to obtain the 8x8 block output sequence. The data re-formatter output is therefore the required FRB serial output data bus. All of these common modules are synchronized by three backplane modules. An interconnect diagram showing how these modules will be used is given in Figure 41. This diagram is shown for 6 bits per pixel.

The power dissipation of 13 watts including the A/D and S/H can be easily handled with a 5 x 7 inch multi-layer circuit board. A possible layout for the miniaturized Frame Rate Buffer unit is shown in Figure 42. The multi-layer board will contain a copper ground plane of sufficient thickness to spread the heat over the entire board area. The board rails then conduct the heat to the FRB enclosure.

### b. Display Refresh Memory Common Module Design

The Display Refresh Memory may be implemented using the common modules. There will be a serial-to-parallel converter and data reformatter (buffer RAM) module required for each bit per pixel of resolution. Since there are two complete frames of CCD memory in the DRM, twice as many (12 total) frame store modules as were used in the FRB are required in the DRM. The two frame memories are wire-ored into the D/A converter module to output RS-170 video to a TV monitor. There are four unique backplane modules to synchronize the individual function modules. Figure 43 shows the interconnect required for a common module DRM.

The Display Refresh Memory modules will dissipate approximately 16 watts in the configuration shown. The modules may be housed on two 5 x 7 inch multilayer circuit boards as diagrammed in Figure 44. These two boards have a copper ground plane to distribute the heat over the entire board surface area.

### c. Frame Freeze/Time Integration Common Module Design

The FF/TI unit requires only the serial-to-parallel converter, frame store, and D/A converter common modules for its construction. In addition to the two unique backplane modules, this unit also requires a unique adder module to implement the exponential averaging algorithm. This adder module is located between the input serial-to-parallel converter and the CCDs. Figure 45 shows a common module interconnect to implement the Frame Freeze/Time Integration system.

Based upon the power measurements of the Display Refresh Memory, the FF/TI unit is expected to require about 21 watts. The packaging for this system would require two or three 5 x 7 inch multilayer circuit boards.

# 7 TEMPERATURE DATA


Prior to the award of the AFAL Video Memory Modules contract, Motorola conducted extensive temperature tests on a prototype 0.400 inch 64K CCD device from TI. The tests consisted of measuring power consumption, bit errors as a function of stop time, and bit errors as a function of shift rate. A special test fixture was fabricated to simulate the timing for the CCD that was later used in the AFAL brassboard units.


The first part tested exceeded the upper operating temperature limit by 15 degrees C (proper operation to +85 degrees C). Another test, attempting to determine if the CCD could operate at speeds greater than 5 MHz, could not be run since the MOS clock driver performance degraded due to the small shift clock widths. A second TI part was subjected to an abbreviated test, but operated comparably with the first device. It was concluded from these tests that the AFAL brassboard units would have no trouble operating at the contract design goal of +49 degrees C (TI specification states a lower limit of 0 degree C), and no bit errors were detected even with a pause time twice as great as the TI specification of 1 millisecond.

One very important operating peculiarity was noted during this preliminary CCD testing. It was observed under all temperature settings that the CCD operation was somewhat insensitive to various power supply settings. Even though the TI specification stated a tolerance of  $\pm 10$  percent, the actual voltages were varied  $\pm 25$  percent without producing bit errors. The sensitivity of the CCD device to high frequency transient noise on the power supply lines was most noticeable, however. For this reason the power supply lines were decoupled on every memory device for the AFAL brassboard units. This precaution was well worth its effort since no problems were encountered on either brassboard unit that could possibly be attributed to power supply glitches.

Upon completion of the video memory system hardware testing, the Frame Rate Buffer was temperature tested in a heat chamber to determine overall unit performance. An alternate dark-light vertical bar pattern was input to the FRB. The FRB output was run out of the chamber to the DRM (actual system configuration) so that the pattern and subsequent temperature-induced errors could be observed on a TV monitor.

In the exploratory temperature sweep, the FRB operated only to +50 degrees C before the output data became invalid (as observed on the monitor). The unit exhibited almost a step function response since the output, being good at one temperature, became totally unrecognizable with an incremental temperature increase. This symptom indicated that the problem did not lie with the CCDs, but rather with some externally generated timing signal. Further testing revealed extreme temperature-related delays from a CMOS counter. This part was replaced with a functionally compatible low power Schottky device, and the temperature test was rerun.





4793-36

Figure 41. Frame Rate Buffer Hybrid
Interconnect






Figure 42. Frame Rate Buffer Miniaturized Package Concept

This second temperature test produced outstanding results. The FRB worked well to approximately +70 degrees C when a few short vertical bars began to appear. This effect is attributed to actual temperature-induced random CCD bit errors. The ambient temperature was then increased to +85 degrees C. At this temperature more lines were visible on the monitor, but the picture was still easily recognizable. At low temperatures, the FRB worked perfectly to about -25 degrees C when symmetric dots began occurring on the edges of the dark vertical bars. At -45 degrees C the black vertical bars began looking like punched paper tape, but video was not completely lost until a few degrees lower. In general, the FRB exhibited no bit errors over the temperature range -25 degrees C to +70 degrees C. Appendix C summarizes the temperature tests performed with the Frame Rate Buffer and includes some sketches to aid in visualizing the actual error effects observed on the monitor.

## 8 PROBLEMS AND RECOMMENDATIONS

#### a. CCD Parts Delivery

Texas Instruments is having its own problems with the 64K CCD device. Motorola received 0.400 inch prototype parts in July, 1977 for engineering evaluation with the standard 0.300 inch production parts to follow in November, 1977. The first production parts were not delivered until January and February, 1978 and then only ¾ of the order was filled. The AFAL brassboard testing illuminated some device sensitivities, and TI slipped all parts deliveries to May because of "timing difficulties." In June, TI stated there was a high speed-high temperature operating problem with the 0.300 inch production parts, and delivery of the full temperature devices was postponed until September, 1978.

Because of the delivery problems with the TI part, Motorola also investigated using a Fairchild 64K device, part number CCD464. The specifications for this part are given in Appendix D. Since two more shift clocks are required for this device's operation, more control circuitry is needed.

Also, Fairchild does not allow the "address multiplexing" mode that is available with the TI part. This operating mode greatly reduces the overall frame store memory hardware implementation, so the Fairchild part, while reportedly meeting speed and temperature parameters, was not considered an expedient substitution without major redesign of both brassboard units.

### b. CCD Clock Timing


After Motorola received the first 0.300 inch production model 64K CCD devices, extensive troubleshooting was performed using these parts in the Frame Rate Buffer unit. Upon testing these parts with timing signals generated from external pulse generators, Motorola found that the preliminary TI Specification had underrated some of the minimum phasing times. A check with TI engineers verified this as a problem, and TI subsequently changed their published specification following their own extensive testing.

These critical timing signals  $(\phi_1, \phi_2 \text{ and CE})$  are translated to MOS levels through a clock driver. TI revealed that the driver they used in testing was a TI 75363J dual driver. The AFAL brassboards were designed with a quad driver, TI part No. 75367J, to minimize the number of devices in the fabricated units. Each of these parts have comparable specs, but TI engineers used their driver to power a maximum of only 3 CCD devices. Since the Motorola design required each of the 75367Js to drive 4 CCD parts (the upper limit of these part's capability), special attention was given to the MOS level timing pulse waveforms. Due to the heavy drive requirements, these timing pulses were seen to have relatively slow transition edges and, consequently, degraded waveform reproduction. Even though the waveforms resulted in proper CCD operation, Motorola recommends a new MOS clock driver, part No. 75363NE, in future designs. Even though this dual driver device requires more parts per frame store memory, the extended drive capability is expected to exhibit better waveform reproduction. TI also recommends this new driver for CCD MOS clock interfacing.

The CCD data rate used in the Frame Rate Buffer unit is the maximum 5 Mbps. This number is derived from a pixel clock rate synchronous with the TV sync generator, part No. MM4320D. With this part, there are 528 pixel times of actual unblanked video of which Motorola uses 512 in each horizontal line. If a phase-locked clock of slightly lower frequency were generated so that 512 pixel samples could be taken from the same unblanked line segment now containing 528 pixels, the CCD data rate could be lowered to 4.88 Mbps. Even though this operation would require more parts for the additional clock and PLL, extra time could be acquired to add a safety margin to the critical timing signals of the CCD devices. This observation is noted primarily as a suggestion for possible system improvement to extend the operating temperature of the unit. This analysis is prefaced by the fact that TI has not guaranteed the full temperature-maximum speed operation of the CCDs that have thus far been delivered to Motorola.

#### c. Synchronization Delay

The Frame Rate Buffer brassboard unit and the Display Refresh Memory brassboard unit each have an internal oscillator for clock generation and synchronization. The only sync signal common to both units is the Frame Sync pulse generated by the FRB to reset the DRM for the beginning of a new transmitted video frame. This pulse actually resets the TV monitor sync generator device inside the DRM so that output data begins to be displayed at the upper left hand corner of the monitor sweep. The two oscillators are not phase-locked, so they operate at slightly different frequencies. At the 7½ FPS rate, or a frame sync pulse sent every four real time TV frames, the two oscillators do not drift very far apart from each other. At the 1½ FPS rate, however, a frame sync is sent only once every 16 real time TV frames. In this instance, the two 20.16 MHZ oscillators do drift slightly apart in frequency. At this reduced frame rate, a slight horizontal line rippling effect can be noticed on the display monitor if, and only if, a stationary picture is viewed under high intensity and contrast level settings. The effect is not noticeable under normal viewing conditions and must be scrutinized under the above settings. The solution to this minor problem is to construct a phase-locked loop around the DRM sync generator device. This, or course, adds complexity to the circuitry, so is not recommended by Motorola since the symptoms are not severe enough to be noticed in actual operation.






Figure 43. Display Refresh Memory
Hybrid Interconnect

### d. Program Follow-on Recommendations

The brassboard frame rate reduction system built for the Air Force under this developmental contract has performed well under all test conditions. Motorola recommends a follow-on program in which the discrete function modules developed in this effort would be hybridized. A miniature frame rate reduction system for RPVs could then be constructed as the basis for an advanced A/J tactical video data link. The Video Memory Modules program has verified that present technology may be utilized to build a low-cost video memory unit for imaging system applications.





Figure 44. Display Refresh Memory Miniaturized Package Concept






Figure 45. FF/TI Common Module Interconnect

2

# APPENDIX A s TMS-3064JL 64K

Texas Instruments TMS-3064JL 64K CDD Specification

MOS LSI TMS 3064 JL 65,536-BIT CCD MEMORY

NOVEMBER 1977

- 65,536 x 1 Organization (16 Addressable 4096-Bit Loops)
- Performance:


LATENCY	READ OR	READ,
TIME AT	WRITE	MODIFY
5 MHz	CYCLE	WRITE CYCLE
(MAX)	(MIN)	(MIN)
820 µs	200 ns	300 ns

- Full TTL Compatibility (No Pull-up Resistors Required) on All Inputs Except φ1, φ2, and Chip Enable
- Low Power Dissipation:

280 mW Operating (Typical @ 5 MHz)
25 mW Recirculating (Typical @ 1 MHz)

- <1 mW Standby (Typical)
  Two-Phase CCD Clocks
- N-Channel Silicon-Gate Technology
- 16-Pin, 300-Mil Dual-in-Line Package

#### 16-PIN CERAMIC DUAL-IN-LINE PACKAGE



#### description

The TMS 3064 is a high-speed dynamic 65,536-bit CCD (charge-coupled device) block-addressable serial memory. It is organized as 65,536 one-bit words, in sixteen addressable blocks of 4096 bits each. N-channel silicon-gate technology with two levels of polysilicon is employed to optimize the speed/power/density trade-off. The TMS 3064 can operate at any frequency from 1 MHz to 5 MHz. This frequency range allows the system designer to match the memory speed to that of the rest of the system.

All inputs except the two clocks and chip enable are fully TTL-compatible and require no pull-up resistors. The low input capacitance of all the TTL inputs eliminates the need for specialized drivers on these inputs. When driven by Series 74 devices, the guaranteed do input noise immunity is 200 mV. The TTL-compatible output buffer is guaranteed to drive at least two Series 74 TTL gates. The TMS 3064 uses only two CCD clocks to simplify system design. The low-capacitance chip-enable input requires a positive voltage swing (12 volts), which can be driven by a variety of widely available drivers.

The typical power dissipation of the TMS 3064 is 280 mW active at the maximum frequency and <1 mW standby. To retain data only 25 mW (typical) is required, which includes the power consumed to refresh the content of the memory.

The TMS 3064 is offered in a 16-pin ceramic (JL suffix) dual-in-line package. The TMS 3064 is guaranteed for operation from 0°C to 70°C still-air ambient.

#### operation

#### Chip Select (CS)

The chip-select terminal, which can be driven from standard TTL circuits without an external pull-up resistor, affects the input and output circuits. The data input and data output terminals are enabled when chip select is low. If the chip is to be selected for a given cycle, the chip-select input must be low on or before the rising edge of the chip enable. If the chip is not to be selected for a given cycle, chip-select input must be held high when chip enable goes high. A latch for the chip-select input has been provided on the chip to reduce overhead and simplify system design.

### TENTATIVE DATA SHEET

This document provides tentetive information on a new product. Tosse instruments reserve the right to change queoffections for this product in any manner without socies. TEXAS INSTRUMENTS

#### operation (continued)

#### Chip Enable (CE)

An MOS level (12 V swing) input is required. All read, write, and read-modify-write operations take place when the chip-enable input is high. When the chip enable is low, the memory is in a low-power recirculate/standby mode and no read/write operations can take place.

#### Read/Write Select (R/W)

The read or write operation is selected through the read/write ( $R/\overline{W}$ ) input. A logic high on  $R/\overline{W}$  input selects the read mode and a logic low selects the write mode. The data input is disabled when the read mode is selected. The  $R/\overline{W}$  terminal can be driven by standard TTL circuits without a pull-up resistor.

#### Address (A0 - A3)

All addresses must be stable on or before the rising edge of the chip-enable pulse. All the address inputs can be driven from standard TTL circuits without any pull-up resistor. Address latches are provided on the chip in order to reduce overhead and simplify system design.

#### Data In (DI

Data is written in during a write or read-modify-write cycle while the chip enable input is high. The data-in terminal can be driven from standard TTL circuits without a pull-up resistor. An on-chip latch is provided at the data-in terminal.

#### Data Out (DO)

The three-state output buffer provides direct TTL compatibility with a fan-out of at least two Series 74 TTL gates plus 100 pF stray capacitance. The TMS 3064 utilizes a latched data output to provide adequate time for data output to be valid, even at the minimum cycle time of 200 ns. If the chip is not selected, then the output will go into a high-impedance state with the rising edge of  $\phi$ 2 or chip enable, whichever occurs first. During a valid data cycle, chip enable first causes the output to go to a high impedance and then, a data delay time later, the output goes to a low impedance (logic one or zero). The data then remains latched until the next cycle.

### Phase One (¢1) Clock, Phase Two (¢2) Clock

 $\phi$ 1 and  $\phi$ 2 are two-phase, non-overlapping clocks for driving the CCD SPS registers. The other five clocks required for operating these registers are generated on the chip to simplify system design. With each  $\phi$ 1/ $\phi$ 2 clock cycle, data are shifted forward by one bit position in each of the 16 registers, and one bit in each register is refreshed by a regenerator.  $\phi$ 1 and  $\phi$ 2 are high-level (12 V) clocks. NOTE:  $\phi$ 1 AND  $\phi$ 2 MUST NOT BE HIGH SIMULTANEOUSLY.

### Minimum Clock Frequency (Refresh)

The CCD is a dynamic storage device and thus the stored data must be refreshed periodically to remain valid. In the TMS 3064, the maximum period for this refresh cycle is approximately four milliseconds. This corresponds to a minimum continuous clock frequency of 1 MHz.

#### Pause Tim


Pause time is the maximum time that  $\phi 1$  and  $\phi 2$  clocks may be held low without loss of data. In the simplest case, pause time may be as long as 0.5 ms when preceded and followed by a minimum of 4096 clock cycles at a 5 MHz clock rate. If clocks are held low for a period longer than 0.5 ms, a flush operation must be performed before writing data into the memory.

### Flush Operation

A flush operation consists of clocking \$\phi\$1 and \$\phi\$2 for a minimum of ten refresh cycles of 4096 clock cycles each. A flush operation is required when the memory is first powered up, and after each period of clock inactivity exceeding 0.5 ms.

TEXAS INSTRUMENTS

### functional block diagram



The TMS 3064 is internally organized as 16 addressable 4 Kb loops. Each loop consists of a 4096-bit serial-parallel-serial (SPS) CCD shift register for data storage, a regenerator for refreshing the data, and an I/O interface circuit for data transfer to and from the loop (see Figure 2). A 17th SPS register (non-addressable) is used in conjunction with a reference voltage generator circuit to generate a reference voltage compensated for leakage current that is used by the regenerators at each loop.

Although a total of seven different clocks are required to operate the SPS registers, only two simple, non-overlapping clocks must be supplied by the user; the other five are generated on the chip. These clocks recirculate and refresh the data storage in the loops. Within each loop, data is accessed serially by pulsing the CCD clocks,  $\phi1$  and  $\phi2$ , until the desired bit is shifted to the output of the selected SPS register. At the register output, the data is refreshed by a regenerator and, in a read cycle or a recirculate cycle, is returned to the input of the register again. Data at the output of any regenerator is read by setting the appropriate address, setting  $\overline{CS}$  low and  $R/\overline{W}$  high, then pulsing CE high. Data output will be valid one data delay time following the rise of CE. For writing data into a particular loop, the address and data inputs are set,  $\overline{CS}$  and  $R/\overline{W}$  are set low, then CE is pulsed high. A given bit may be read and then modified in the same clock cycle by performing a read-modify-write (RMW) operation. This consists of first performing a read operation as described above, then while CE is still high, setting data input and pulsing  $R/\overline{W}$  low. The RMW cycle may be used to interchange the contents of two TMS 3064's by connecting the data output of one to the data input of the other, and vice-versa.

TEXAS INSTRUMENTS




FIGURE 2 - SERIAL-PARALLEL-SERIAL (SPS) CCD LOOP

# serial-parallel-serial (SPS) CCD loop

Each addressable block in the TMS 3064 contains 4096 bits of storage, organized as a serial-parallel-serial (SPS) shift register. Data is shifted into the SPS register along a 32-bit input serial register, is demultiplexed into 32 parallel 127-bit shift registers, and finally multiplexed into a 32-bit output serial register which shifts the data to a regenerator. The regenerator detects the small charge quantities being transferred and converts these charge levels to voltage levels which are compared with a reference voltage (V<sub>REF</sub>). The output of the regenerator is a 0 V to 12 V digital signal which, during a read or recirculate cycle, drives the input gate of the CCD to refresh the stored data. Data transfer to and from the loop is controlled by an I/O interface circuit.

TEXAS INSTRUMENTS

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)									,						-0.3 to 20 V
Supply voltage, VDD (see Note 1)															-0.3 to 20 V
Supply voltage, VSS (see Note 1)															-0.3 to 20 V
All input voltages (see Note 1)															-0.3 to 20 V
Output voltage (operating with res	pe	t to	o V	SS	)										2 to 7 V
Operating free-air temperature ran	ge														0°C to 70°C
Storage temperature range														_	55°C to 150°C

NOTE 1. Under absolute maximum ratings, voltage values are with respect to the most-negative supply voltage, VBB (substrate), unless otherwise noted. Throughout the remainder of this data sheet, voltage values are with respect to VSS.

### recommended operating conditions

PARAMETER		MIN	NOM	MAX	UNIT
Supply voltage, VCC		4.5	5	5.5	V
Supply voltage, V <sub>DD</sub>		11.4	12	12.6	V
Supply voltage, VSS			0		V
Supply voltage, VBB	900 8 - AA-	-4.5	-5	-5.5	V
High-level input voltage, VIH (all inputs ex	cept chip enable and clocks)	2.2		5.5	V
High-level chip enable input voltage, VIH(C	CE)	V <sub>DD</sub> -1.2	-	V <sub>DD</sub> +1.2	V
High-level clock input voltage, VIH(\$1, \$2)		V <sub>DD</sub> -1		V <sub>DD</sub> +1	V
Low-level input voltage, VIL (all inputs exc	ept chip enable and clocks)	-0.6		0.6	V
Low-level chip enable input voltage, VIL(C	E)	-0.6		0.6	V
Low-level clock input voltage, VIL(\$1,\$2)	(see Note 2)	-0.6		0.6	V
Variable clock frequency, fo (see Note 3)	TA - 0°C to 55°C	1		5	MHz
Fixed clock frequency, fo (see Note 3)	TA = 0°C to 70°C	1		5	MHz
Operating free-air temperature, TA	•	0		70	°c

NOTES: 2. Interclock feedthrough transients outside this range are permitted at the \$\phi1\$, \$\phi2\$ inputs, provided the limits specified in Figure 9 are not exceeded.

3. Fixed clock limits apply when clock frequency is never changed otherwise variable frequency applies.

electrical characteristics over full range of recommended operating conditions,  $T_A = 0^{\circ} C$  to  $70^{\circ} C$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYPT	MAX	UNIT
VOH	High-level output voltage	10 = -2 mA	2.7		Vcc	V
VOL	Low-level output voltage	10 = 3.2 mA	Vss		0.4	V
oz	High-impedance state (off-state) output current	V <sub>O</sub> = 0 to 5.5 V			1	μА
l <sub>1</sub> :	Input current (all inputs except chip enable and clocks)	V <sub>1</sub> = 0 to 5.5 V			1	μА
I(CE)	Chip-enable input current	V <sub>I</sub> = 0 to 13.2 V			1	μА
Ι(φ1)	Clock one input current	V <sub>1</sub> = 0 to 13.2 V, V <sub>1</sub> (\$\phi 2) = OV			1	μA
11(02)	Clock two input current	V <sub>1</sub> = 0 to 13.2 V, V <sub>1(φ1)</sub> = OV			1	μА
'cc	Supply current from V <sub>CC</sub>	I <sub>O</sub> = 0, f MAX = 6 MHz			1	mA
DD	Peak transient supply current from VDD			100	160	mA
DD	Supply current from VDD with CE high	VIH(CE) = 13.2 V		7	10	mA
DD	Supply current from V <sub>DD</sub> with CE low (standby)	VIL(CE) = 0.6 V			1	mA
	Average supply current from VDD	f MIN = 1 MHz		1.5	4	
DD(av)	during recirculate cycle	f MAX = 6 MHz		7	10	mA
	Average supply current from VDD	f MIN = 1 MHz		4	6	
DD(av)	during read cycle	f MAX = 6 MHz		18	23	mA
	Average supply current from VDD	f MIN = 1 MHz		4	6	
IDD(ev)	during write cycle	f MAX = 5 MHz		20	26	mA
lant v	Average supply current from VDD	f MIN = 1 MHz		4	6	
DD(av)	during read-modify-write cycle	f MAX = 3.3 MHz	88	15	20	mA
loo/	Average supply current from VRR	Recirculate: f MAX = 5 MHz		10	20	
188(ev)	Consider any bold content from ABB	Reed or write: f MAX = 5 MHz		12	30	MA
IBB	Peak transient supply current from VBB			40	60	mA


†All typical values are at TA = 25°C.

capacitance at V<sub>DD</sub> = 12 V, V<sub>SS</sub> = 0 V, V<sub>BB</sub> = -5 V, V<sub>CC</sub> = 5 V, V<sub>I(CE)</sub> = 0 V, V<sub>I</sub> = 0 V, T<sub>A</sub> = 0°C to 70°C (unless of:nerwise noted)

	PARAMETER	TEST CONDITIONS	MIN I	XAM	UNIT
Ci(ad)	Input capacitance address inputs			10	pF
C	Input capacitance chip-enable input	VI(CE) = 0 to 13.2 V1		15	pF
CI(CE)	input capacitance enip-anable input	VI(CE) = 13.2 to 0V +		10	D.
C <sub>i(#1)</sub>	Input capacitance phase-one clock input including interclock capacitance			160	pF
C <sub>i(\$2)</sub>	Input capacitance phase-two clock input including interclock capacitance			160	pF
Ci(#1, #2)	Interclock capacitance			60	pF
Ci(CS)	Input capacitance chip-select input			10	pF
Ci(DI)	Input capacitance data input			10	pF
Ci(R/W)	Input capacitance read/write input			10	pF
Co	Output capacitance			12	pF

### $\phi$ 1, $\phi$ 2, and chip-enable timing requirements (see figure 3.)

	PARAMETER	MIN MAX	UNIT
tw(φ1H)	Pulse width, ø1 high	30	ns
tw(#2H)	Pulse width, φ2 high	40	ns
(W(CEH)	Pulse width, CE high	80	ns
W(CEL)	Pulse width, CE low	50	ns
CEH, OZL	CE high to #2 low edge separation	90	ns
CEL, OTH	CE low to \$1 high edge separation	30	ns
tsu(φ1)	♦1 setup time	-30	ns
\$1L, #2H	φ1-φ2 pulse separation	25	ns
62L, 01H	φ2-φ1 pulse separation	15	ns



TEXAS INSTRUMENTS


### read cycle timing requirements (see figure 4)

	PARAMETER	MIN	MAX	UNIT
<sup>1</sup> c(rd)	Read data cycle time	200	1000	ns
(be) ue <sup>3</sup>	Address setup time	0		ns
tsu(CS)	Chip-select setup time	0		ns
tsu(rd)	Read setup time	0		ns
th(ad)	Address hold time	50		ns
th(CS)	Chip-select hold time	70		ns
th(rd)	Read hold time for read cycle	0		ns

### data output switching characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPZX	Delay time to data valid			75	150	ns
*tpxZ	Output disable time to end of data valid	See Figure 10	0	2		ns

<sup>\*</sup>tpxz commences with the rise of \$\phi 2\$ or CE, whichever occurs first. If the rise of \$\phi 2\$ precedes the rise of CE, then the limits of Figure 8 apply.



TEXAS INSTRUMENTS
POST OFFICE BOX: 8012 - DALLAS, TEXAS 78222

### write cycle timing requirements (see figure 5)

	PARAMETER	MIN MAX	UNIT
(c(wr)	Write data cycle time	200 1000	ne
(w(wr)	Write pulse width	50	na
ffsu(da wr)	Data setup time before fall of R/W	0	ne
tsu(wr)	Write setup time before fall of CE	80	ne
tsu(wr-\$2)	Write setup time before fall of $\phi 2$	56	ns
*th(da)	Data hold time after rise of CE	106	ne
th(wr)	Write hold time	70	ns
"th(da wr)	Data hold time after fall of R/W	85	ns

FIF R/W is low before CE goes high, then DI must be valid when CE goes high

"th(da wr) applies if R/W goes low after CE is high; th(da) applies otherwise




FIGURE 5 - WRITE CYCLE TIMING

read-modify-write cycle timing requirements (see figure 6)

	PARAMETER	MIN M	AX UN
(c(rmw)	Read-modify-write data cycle time	300 10	00 ns
th(rmw)	Reed hold time for RMW cycle	100	ne

(Other parameter values - same as listed for read and write cycles.)




FIGURE 6 - READ-MODIFY-WRITE CYCLE TIMING

TEXAS INSTRUMENTS

# chip-enable disabling output requirements when chip is not selected (see figure 7)

	PARAMETER	MIN MAX	UNIT
(SH)	Chip disable setup time	0	ns
th(CSH)	Chip disable hold time	15	ns

(Other parameter values - same as read cycle timing.)




FIGURE 7 - CE DISABLING OUTPUT WHEN CHIP IS NOT SELECTED

# recirculate cycle timing requirements (see figure 8)

	PARAMETER	MIN	MAX	UNIT
€c(φ)	Clock cycle time, recirculate	200	1000	ns

# switching characteristics for $\phi 2$ disabling output (see figure 8)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
*tPXZ	Output disable time to end of data valid	*See Figure 10	0	2		ns

<sup>\*</sup>tpxz also applies during active cycle if rise of \$\phi 2\$ precedes rise of CE.




FIGURE 8  $-\phi 2$  DISABLING OUTPUT DURING RECIRCULATE CYCLE

### clock-to-clock transient feed-thru requirements

	PARAMETER		MIN	MAX	UNIT
tFT(R)	Rising-clock transient feed-thru time	Cutation	1999	±0.5trp	ns
tFT(F)	Falling-clock transient feed-thru time			±0.516	ns
WFT(R)	Rising-clock transient feed-thru pulse width			1.5tro	ns
twFT(F)	Falling-clock transient feed-thru pulse width			1.514.0	ns
		YFT(R)+		2	V
VFT(R)	Instantaneous transient feed-thru voltage resulting from rising clock	VFT(R)-	Will	-0.6	
		VFT(F)+		0.6	V
VFT(F)	Instantaneous transient feed-thri voltage resulting from falling clock	VFT(F)-		-1.5	





FIGURE 9 - CLOCK-TO-CLOCK TRANSIENT FEED-THRU REQUIREMENTS



NOTE: RESISTOR VALUES ARE EQUIVALENT TO TWO SERIES 74 TTL LOADS.


FIGURE 10 - OUTPUT LOAD CIRCUIT

TEXAS INSTRUMENTS


### equivalent input/output circuits

### (A) ALL TTL LEVEL INPUTS

INPUT	PIN NO
DATA IN	2
A0 - A3	47
CE .	13
R/W	14




#### (B) PHASE TWO CLOCK -- PIN NO. 11 PHASE ONE CLOCK -- PIN NO. 12




### (C) CHIP ENABLE -- PIN NO. 15

+ IS HIGH DURING RISE OF CE. LOW DURING FALL OF CE



### (D) DATA OUT -- PIN NO. 3



PRINTED IN USA

TEXAS INSTRUMENTS
POST OFFICE BOX 8012 - BALLAS, TEXAS 78388

TI cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement. TEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIME IN ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBLE

# APPENDIX B

FF/TI Algorithm Program

THIS DOCUMENT IS BEST QUALITY PRACTICABLE.
THE COPY FURNISHED TO DDC CONTAINED A
SIGNIFICANT NUMBER OF PAGES WHICH DO NOT
REPRODUCE LEGIBLY.

2. C FETT TEST FROGEA:

3. C INTEGEN 6,6,8

4. CT-ENSIC: 6(12E)

5. SETCH

6. SETCH

7. SETCH

6. TENT 4(1)

7. CT-ENT 6(1)

8. CT-ENT 6(1)

8

THIS DOCUMENT IS BEST QUALITY PRACTICABLE.
THE COPY FURNISHED TO DDC CONTAINED A
SIGNIFICANT NUMBER OF PAGES WHICH DO NOT
REPRODUCE LEGIBLY.

	T SCALR	00000 v	12-	Los		I SCALE	00000 v 1			I SCALK	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	-
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	* 0	ARFL	1 7 2 0 3 0	lant l	× 0	LARE	LAREL, LOC	LABFI	1.6x	LAPPI	¥ 50 3	
10 00041	15	5				STORIE COVAL NOWING O	STORIE COVAL WINDS NO DO DOG CONT	F 7.	To the same		-	
LOCAL VARTABLES (132 AURCS)	APLES	132 AUG	•(8)•		HIZ DOO							
00000		A DADOO	4 0	S INDOO	v	2	C CHOOR	0.93	UNDERS &			

LANE COMMEN (0 + CROS)

EXTERNAL SLAPHOGMANS REGULTRES:
Filos Mid Mid Mid

d 2186

141405

STOURTA

911 11 141

7210745

NUMBER OF FRROK "FSSAGFA: 1

NUMBER OF STATEMENTS PELETERS OF

HIGHEST ERROR SFVFRITY: 4 (NE MAJOR FRONS)

GENEMATER CORE: TO CRUSS CORUS CONSTANTS: 0 00000 CONSTANTS: 0 00000 TEMPS: 132 00000 TEMPS: 203 00000

LOAD (GO). (LMN, TE'R)

\* ALLCERTICA SUMMERY \* \*

PROTECTION LICEATION FOCES

DATA (""")
PROCESIME (G1) SHOOT

DEB (101) SHOOT

THIS DOCUMENT IS BEST QUALITY PRACTICABLE.
THE COPT FURNISHED TO DDC CONTAINED A
SIGNIFICANT NUMBER OF PAGES WHICH DO NOT
REPRODUCE LEGIBLE.

TERRORDE PROTEIN.

2. CHRIK.CYR. KOWETS ON LYSTE MHECH DO NOL

ANT COLA ACENTRINE NO DES COULVISED Y

SHYE DOCOMEN LE MEN CONYLL ESFOLICYETS\*

THE COPY PURHISHED TO DEC CONTAINED A SIGHLIFICANT HANDER OF PACES WHICH DO NOT REPRODUCE LEGIBLY.

	(×) ¥		3	7	3		-	-	77	5- 4	- " (:)
TEP FULL	A(N)		(N)	50	(%)		-	1.4	A(v)	2 15	(1) = 1
0 . (0)	A(1.)		3	55	TEP	4	-	76.	4(1)	- 16	STED TO JES
(N)	3		3	00	3	011	-	25	• (%)	a 15	Stop. 0
A(N) # 122	A(N)	\$ 945 E	A(1.) =	250	* (~) *	# +73	ACN) =	2	4 ( M.)	1.5	
(2)	(2)	76	3	3	3		-	5	(+) v	\$ 15	
(N)	3	9.	(%)	50	(W)		-	5	A ( %)	# 1.F	
2	3	9	3	90	(2)		-	53	A(1)	z 15	
K (2)	3	45	3	55	3		(4)	20	A(A)	51 1	
(4)	(2)	90	( % )	7	(3)		3	10	A( c. )	51 1	
( N)	(%)	3	(3)	00	( 2)		(::)	u 7	( ~ ) V	51 +	
* (v)	(F.)		( 2)	5 5	2		(N)	7	A(N)	5- 4	
* (V)	(4)	9	(2)	0	3		(N)	.,	( N ) W	H -2	
( V	(1)	46	3	5.6	2		3	5.5	3	-	
( 'Y )	(11)	0	:	50	3		(%)	11	3	-	
• (2)	3	0	(1)	50	(2)		53	31.	3	-	
* (N)	(%)	07	( w)	53	(~)		(2)	22	3	-	
* (%)	3	4	3	5	3		(2)	31	0:3	-	
* (F)	3	4	(2)	0	(2)		(~)	3.5	(~)	-	
* (N)	3	5	3	5	(~)		5	60	:	-	
(V)	2	3	(4)	0	3		(2)	7	(N)	-	
* (Y)	(4)	96	(~)	2	(4)		5	23	(%)	-	
* ( m)	(%)		A(N) =	20	5		-	26	_	# · #	
* (v)	3	0	(:)	5	(2)		(N)	52	3	-	
· (N)	(%)	0	(%)	3	(1)		3	25	3	-	
* (v)	Z	980 .	3	20	(11)		3	57	3	-	
( ( )	3	986 =	(4)	C	(w)		( 2)	25	3	-	
H (V)	3	100 =	3	56	(2)	5.5 =	(2)	: `	(:)	-	
* (Z	Z	4:0	(::)	5	3		(2)		3	-	
N ( N	Z	986	3	20	(3)		(%)	10	( w)	-	
* (N)	Z	056	3	00	(2)		(N)	<b>1</b>	3	-	
N .	3	156 8	(v)	0	2	150	3	11	(3)	-	
N) .	3	256 .	3	0.0	3	150	3	1 e	(2)	-	
H	2	\$ 56 1	(2)		3		3	5	( . ) ¥	-	
· (2	3	1 993	3		(1)	= 134	-	3.5	A ( )	-	
*) *	3	1 993	3		(2)		(~)	25	( ) V	-	
. C	Z	1 993	(2)		(2)		(2)	5	4(N)	n	
• (%	Z	1 993	3		(×)		(N)	5-	( N) 4		
. (v	Z	1 993	(2)		(Z)		(2)	5-	A(1.1	5- "	
H (N	2	\$ 663	2		(2)		CN	5	A(1,)	21.0	
2	Z	1 56 1	(N)		( N)		Z	1.5	A(10)	15	
N .	Z	1 993	(3)		2		2	5	(2) V	5.	
					•						

# APPENDIX C

FRB Versus Temperature Test Results

# TEMPERATURE CYCLE

			20 4								E 7-13	
PROJEC	15	13-0	000	UNIT E.R	But	FER	MODEL _	~	1A	10.25	SERIAL	E/M
OPERAT	OR AR	TH	ANK	2125			BSERVE	R_L	ARR	Y H	OPPER	
SPECIFI	CATION.	V	ERBI	14			NO. OF C	YCLES_	NIA			
CYCLE	RANGE_				го							e de la companya della companya della companya de la companya della companya dell
		E								03838		
		al ai								0.5		
REASON	FOR TE	ST	22		771							
7 7 3	wan y	a .36.	No. of									
										75	NE L	
REMARK	s									177	1777	1 - E 10 - 100 E
	-			L B.F						Q P	177 3	El el léte
0			0.00							TE	187	of late back
TIME	AMB	Bugger	c.ç.p.	BLUE	5	6	7		•	10	13	REMARKS
0900	24	46	30	25.5							6. TO	31°C
0925				31						LE		of as less
0940	32	39	33	32							Increase	e gradually to 50°
0945	35	41	36	35		-				T.A.	81	I C I VA THEC
0950	36	43	37	36						YE	3 40	1 ( N CO)
0955		46	39	39					4	NE	137	Car Brances
1000		47	40	40						34	TT	TE TRAVEL
1005	43	50	44	43						C.87	TTEL -	C CAPPER
1010	47	53	47	46						PH	9.0	25 445 126
1013		56	50	50						1.4	video o.	K. at 49°C ,
1020		55	48	47						6.2		at 50°C amb.
		56	50	49						7 1 8	1 0.34	video resumed
1025			<del>                                     </del>	-						724	1 9 4 1	roken up.
1035	49	56	50	49						BI	1.	63 64 613
1045		56	50	49							18	
1055		56	50	49							**	ts is



SHEET 2 OF	CONTROL NO. 20 W.O. 4645	_DATE _ 7-13 -78	
PROJECT 2513 -	000 UNIT F.R. Buffer MODEL	N/A SERIAL	NIA

All temps in °C

TIME	AIR	2 BUFFER	3 c.c.D.	B-UE BOARD	6	•	7		10	REMARKS
1105	49	57	50	50						Videc broken up.
1117	49	57	50	50						Open Removed board
1320	29	36	33	32						Restart. Increuse to 500
1325	39	41	39	39						
1330	43	46	44	44	1					22 10 10 10 10 10 10 10 10 10 10 10 10 10
1335	46	49	47	46						
1340	48	52	49	49						
1341	49	53	49	49					5-383	Video broken up.
1345	51	54	51	51						Go to 55°C
1350	56	60	57	57						60 to 470 C
1355	47	52	49	48						
1356	47	51	48	47						Normal video resume
1400	47	50	48	47						Increase temp. gradually
1405	48	51	48	48						
1409	48	51	49	48						
1411	48.5	52	49	48.5	Y					Video broken up.
1427	49	52	50	49						
1450	49	52	50	49						open.
1600	29	34	31	29						Restart. Increase to soci
1605	40	41	40	39						02 32 25 322
1610	48	50	48	48						37 37 37 37 37
1612	49	52	50	49					-	Video broken up. Open

MOTOROLA/GED K0154-02 7/75 CTL 734



SHEET 3 OF	CONTROL NO. 20	w.o. 4649	DATE	7-13-78		Fine
PROJECT 2513	-000 UNIT F. R.	Buffer MODEL	NIA	SERIAL	N/A	

TIME	AiR	BUFFE	C.C.D.	BOARD		6	7	8	9	10	REMARKS
4 1040	26	39	33	29							Increase toward 50°C
1045	36	37	36	35							LITE BY PART
1050	44	45	44	43					8		Per Pullane
1053	48	51	44	47							135,500 400
1055	49	52	50	49							Video broken up.
1100	50	53	51	51	1						it it it
1105	51	54	52	51							
1110	46	51	48	47							
1111	46	50	47	47							Normal video resum
1125	47	49	47	47							
1137	48	51	48	47							Open.
1205	37	41	39	37							Increase toward 500
1210	47	49	47	47							
1214	49	51	50	49							Video broken up.
1219	49	52	50	49							open
1220	34	48	45	44							Normal video resume
1249	34	39	36	34							Increase toward 509
1255	47	50	48	47							
1259	49	52	50	49							Video broken up.
1310	49	52	50	50							u is to
1326	47	52	50	50							open.
1355	35	39	36	35							Increase toward 50

MOTOROLA/GED K0154-02 7/75 CTL 734



SHEET 4 OF	CONTROL NO. 20 W.O. 464	5 DATE 7-14-78	
PROJECT 2513 -	000 UNIT F.R. Buffer MODE	L N/A SERIAL	N/A

All temps in °C

TIME	AIR	BUFFER	c.č.D.	BLUE BOARD	6	6	7	8	•	10	REMARKS
400	40	41	40	40							
1405	46	47	46	46						0	1 62 98 51
410	48	49	48	48							1   24   45   1
414	50	51	50	50							Video broken up.
418	50	52	51	50							End test.
											12   12   84
										1 3	12   49   9
	18-14	a POT TO									1 46 50
											80 40 8
		er ties									1.15   811   0
a 14-		aliya a							17		1000000
										1	42 45
A.		l inte									No Pale
		1							THE P		1 se se 10
	ashi	1							1. 10		3 25 M-E a
	E. H	130717								11.3	1.28   46.16
											FRE THE
	ad to	100									office Lewis
										. 6	1 88   48   6
											Charles to
											1001 80 01

MOTOROLA/GED K0184-02 7/78 CTL 734


AD-A070 944 MOTOROLA INC SCOTTSDALE ARIZ GOVERNMENT ELECTRONICS DIV F/6 9/2
VIDEO MEMORY MODULES. (U)
FEB 79 L A HOPPER

UNCLASSIFIED

AFAL-TR-79-1003

AFAL-TR-79-1003

BND
OATE
FIND
OAT



# MOTOROLA INC.

# TEMPERATURE CYCLE


-	1	_0F2	0. 46	45		100					DATE	7-24-75
PROJEC	,25	13-0	00	UNIT E	RM	FRIS	MODEL	Eng.	mod	41	s	ERIAL n/s
OPERAT	LAO	<u></u>	the	عصم	on		BSERVE	R Fo	rve	,1		Seitz
SPECIFI	CATION.	Ne	bal			,	10. OF C	YCLES_				
CYCLE	RANGE_				то							
RATE O	FCHANG	E	MAX		• _		PE	R				
			MIN		。_		PE	R				
REASON	FOR TE	ST										
	1722	- 5	-26				3.01			_		Land to the land
REMARK	s_23	2 20	und	Al	um in		54	eker	Pl	at		
					250							
AM PER	Charle of	1/2	1	10	/33	/ J. R.	Out	1				
	Charles A	100	13	10		( 2 5 gr	01	_	_	_		
TIME	اد	2	3	1.0	٥٠		٠٠. ٢	8	1	1	10	REMARKS
1235	33	37		40	43	39	57			1		start go to 50°C
1240	43	43	57	465	47	45	62			1		(A) (C) (A) (13(A)
1245	44	46	59	49	51	46	65					LATEST CS MAD
1750	46	44	62	51	54	48	67	16	Ц	1		6. to 65°c
1255	58	55	67	58		55				1		8.5 7 7 0 1 8050
1300	58	58	73	63	64	57	77	, RIS	*	,0	۶.٥	60 to 70°C
1305	64	63	73	67	68	62.	82				1	
1310	64	67	31	70	72	64	85				V	go to 75°C
1320	70	73	87	76	78	70	91	V	V			a few more occived
1325	66	72	87	74	77	61	90				100	a +0 75°c
1330	72	75	39	78	79	73	92		1.8		11	In white Areas
1375	72	76	89	78	80	74	93	1			- 81	Go to 80°C
1340	76	78	92	91	83	78	96	, al	11.	4.0	,5,0	Lines 99% complete
1345	15	79	93	92	84	78	97	1.2			8.3	30 to 90°C
1350	84	74	97	77	77	73	102	[ £2.	1	1	2.5	2nd + 3rd Line starting
MOTORO	LA/GED	F 308 1-0	1 3/71 C	T1 734								AND THE STREET, AND THE STREET



PROJECT 2513 -000 UNIT FRB MODEL Eng model BERIAL MA

TIME	(indone)	2	3			100	1,	+ub!		10	REMARKS
135	83	76	100	40	90	84	104				two more Lines appearing
1400	84	89	102	42	93	86	106				a. to 95%
1405	90	92	105	95	95	90	109	'M'	11.4 2º c	,5.0	40% Convect, Timms
1410	90	93	107	97	97	91	111		X		Times disaparing Goto
1415	61	79	97	78	88	76	96		a		(CCD) Partially 725°C video Restore
420	59	72	88	70	80	72	87				4. to 37.8'4
425	49	63	82	59	73	67	77				a few Rundom Errors
430	34	51	74	45	66	58	65				
1435	32	43	65	39	58	53	28				Open Door
1450	33	32	64	47	53	53	67	53			avery few errors Re
1455	+8	+8	50	30	41	35	48	42			6457 All Randon cive
500	0	D	39	16	32	26	33	36			go to -28.4°C
50s	-17	-17	27	0	20	14	19	26			Feet 25 Feet
1510	-19	-14	17	-8	10	6	10	18			Q0 70 -45.6°C
55	-34	-34	7	-20	-2	-7	-1	7			Semetric ervors at left
570	-35	-36	0	-25	-8	-12	-4	1			an to -56.7°c
1525	-47	-48	-10	-35	-17	-23	-12	-9			Starting to snow scootice
529	48.	-48	-16	-39	-23	-27	-15	-15	1 20	40	video Branking up
535	-45	- 45	-19	-39	-26	-29	-14	-18	8.8		ge to -40°C
540	-35	-35	-15	-32	- 22	-25	-9	-21	10	16	go to -34.4'c
545	-72	-32	- 12 -	28	-19	-24	-6	-22			

MOTOROLA/GED K0184-02 7/78 CTL 734



										SER	IAL n/m
	Church Arch	et/ war	1	10	0/432	13.50	100	ve / rable	/		
TIME	,	2	3	•			,		•	10	REMARKS
	-30							-25			A. to -28.4 C
	-25	-25	-4	-20	-12	-20	+0	-24			go to -23.3
610	-20	- 20	-	-16	-7	- 16	+4	-23			
	-17	-17	2	-14	-:5	-14	+6	-21			4. to -17.8°C
620	-15	-15	4	-11	-3	-12	9	-20			go to -17.8'C go to Amb video Restored end test
630	Amb	38	ilto	on n	nse		2.19			7	end test
		lag b	iot	ray r	d dige	aaniq	80	ed 3	dar	e div	7552.5
				-				-			
				-							
			-	-	100 E						
				133					100		3200

MOTOROLA/GED K0154-02 7/75 CTL 734




Figure 2-1. Test pattern seen on monitor at 25°C. The dark bars represent gray not black.




Figure 2-2. CCD at approximately 78°C.




Figure 2-3. CCD at approximately 81°C.




Figure 2-4. CCD at approximately 87°C.

Different gray levels are not distinguished although present.





Figure 2-5. CCD at approximately -30°C.



65,536 X 1 DYNAMIC SERIAL MEMORY - FAIRCHILD CHARGE COUPLED DEVICE

# F464

# 65,536 X 1 DYNAMIC SERIAL MEMORY FAIRCHILD CHARGE COUPLED DEVICE

GENERAL DESCRIPTION - The F464 is a 65,536-bit dynamic serial memory configured as 16 randomly accessible shift registers, each 4096 bits long. Each of these shift registers is designed utilizing Charge Coupled Device (CCD) techniques with the interlaced Serial-Parallel-Serial (SPS) register structure which features both low power and high density characteristics. The high density of the F464 is further enhanced through the use of an electrode-per-bit memory cell approach. The high density permits packaging the memory in a standard 16-pin (0.3"-wide) dual in-line package which allows the construction of highly dense memory systems using widely available automated testing and insertion equipment.

Furthermore, this buried-channel CCD memory is fabricated using Fairchild's double-poly n-channel Isoplanar process. This process allows the F464 to be a high performance, state-of-the-art memory circuit which is manufacturable in large volume.


- . INDUSTRY STANDARD 16 PIN (0.3"-WIDE) DUAL IN-LINE PACKAGE.
- OPERATING FREQUENCY RANGE: 1 MHz TO 5 MHz.
- . 15 μs HALT TIME AT 2.0 MHz
- LOW CAPACITANCE TTL-COMPATIBLE INPUTS (EXCEPT CLOCKS).
- . 3-STATE, TTL-COMPATIBLE, LATCHED DATA OUTPUT.
- . OUTPUT DRIVE CAPABILITY: 3.5 mA
- LOW CAPACITANCE 12 V CLOCKS:


\$1 AND \$2: 100 pF (TYP) φT1 AND φT2: 30 pF (TYP)

. LOW POWER

<336 mW (MAX) @ fmex NORMAL OPERATION: <66 mW (MAX) @ fmin

. STANDARD POWER SUPPLIES (+12 V, +5 V, AND -5 V)





1977 Fairchild Camera and Instrument Corporation

203-11-0005-087 15M

464 ELLIS STREET, MOUNTAIN VIEW, CALIFORNIA, 94042 (415) 962-5011/TWX 910-379-6435



#### PIN NAMES

φ1. φ2	Serial Clocks	DIN	Data Input
ΦT1. ΦT2	Transfer Clocks	DOUT	Data Output
An	Address Inputs	Vcc	+5 V Power Supply
CS	Chip Select Input	VSS	0 V Power Supply, GND
WE	Write Enable Input (Active LOW)	VBB	-5 V Power Supply
		VDD	+12 V Power Supply

#### **FUNCTIONAL DESCRIPTION**

ORGANIZATION — The F464 is a 65,536 x 1 bit dynamic serial memory organized internally as 16 dynamic shift registers (or blocks) of 4096 bits each in length. These 16 shift register blocks are randomly accessible through four internally decoded Address inputs ( $A_0 - A_3$ ). When a given register is selected, its input and output are internally connected (as needed) to the  $D_{IN}$  and  $D_{OUT}$  pins, respectively, thus permitting simultaneous read and write operations.

ARCHITECTURE — Each of the sixteen shift register blocks is implemented using a Serial-Parallel-Serial (SPS) register architecture. In this approach N data bits are sequentially shifted into a "serial" input register. When full, the entire N-bit word is shifted in parallel into N "parallel" registers of M bits in length, as illustrated in Figure 1. At the other end of this parallel register structure, bits are loaded in parallel into an N-bit serial output register. Bits in this register are then shifted out toward the sense amplifier at the output and are automatically recirculated back to the input serial register unless a WRITE operation is specified.


The primary advantages of this type of architecture include very high density, low power, and low clock capacitance. These features all result from the fact that in the SPS architecture the parallel registers which encompass most of the total storage capacity within each block are shifted at a considerably slower rate  $(f_{1N}/N)$  than the clock rate of the input or output serial registers  $(f_{1N})$ .

In actuality, each 4096-bit block of the F464 is implemented using an "interlaced" SPS structure in which each bit of the input serial register services two parallel registers rather than just one. The same is true for the output serial register. In addition, "electrode-per-bit" design techniques are used to reduce the effective cell size by minimizing the number of electrodes used to store each bit of information. These techniques obviously enhance the memory density considerably. The dimensions of the F464's interlaced SPS structure are 32-bit input and output serial registers and 64 parallel registers, each 63 bits in length. See Figure 2. These dimensions were chosen in order to optimize the power/density/latency tradeoffs inherent in the CCD memory approach.

CLOCKS — The F464 requires four MOS level clocks: two high frequency (1 to 5 MHz) serial clocks and two low frequency transfer clocks. The serial clocks,  $\phi_1$  and  $\phi_2$ , control the movement of data within the input and output serial registers of each 4096-bit block and have a frequency equal to the data rate. The transfer clock  $\phi_{T1}$  is used to transfer data from the input serial register to the parallel registers while the transfer clock  $\phi_{T2}$  is used to transfer data from the parallel registers to the output serial register of each block. The data present in the parallel registers is shifted by internally generated ripple clocks. This ripple clock technique allows a high bit-packing density approaching one electrode per bit.

To achieve proper transfer phasing, the two transfer clocks are asymetrical about a 32-cycle interval (31.5 and 32.5 cycles) but symmetrical about a 64-cycle interval. The phasing between these transfer clocks alternates in order to achieve correct bit storage in each block. When  $\phi_{T1}$  occurs during  $\phi_1$  time,  $\phi_{T2}$  occurs during  $\phi_2$  time 1.5 cycles prior to  $\phi_{T1}$ . When  $\phi_{T1}$  occurs during  $\phi_2$  time,  $\phi_{T2}$  occurs during  $\phi_1$  time 2.5 cycles prior to  $\phi_{T1}$ . Figure 3 illustrates the clock phase relationships.

The clocking operation may be momentarily halted for as long as 15  $\mu$ s once each interval of 64 or more clock cycles provided that the clock frequency is at least 2.0 MHz or higher. During this "halt time" it is recommended that all clock signals be in the LOW state in order to limit power dissipation.



#### CONTROLS

In addition to the four Address inputs (A<sub>0</sub> through A<sub>3</sub>), other TTL level control signals available on the F464 include Write Enable (WE) and Chip Select (CS). The CS input, along with the address information, is presented during  $\phi_1$  HIGH time and dynamically latched with the trailing edge of  $\phi_1$  which simultaneously disables both the address and CS buffers. This action prevents changes that occur on the external pins from entering the internal circuitry when  $\phi_1$  is LOW. The WE control signal determines whether new data from the D<sub>1N</sub> pin, or recirculated output data, is presented to the input of the addressed block. The non-addressed blocks are automatically recirculated.

#### MODES OF OPERATION

#### STANDBY (Recirculate-only cycle)

In Standby mode (CS LOW), the contents of all 16 blocks are recirculated automatically, and the device disregards the  $\overline{WE}$ , Address, and  $D_{1N}$  inputs. The output latch goes into the high impedance state after the trailing edge of the  $\phi_1$  clock. Minimum power dissipation results when the device is operated in the recirculate mode with minimum  $\phi_1$  and  $\phi_2$  pulse widths at the lowest allowed frequency.

#### READ-RECIRCULATE MODE

In this mode of operation (WE HIGH and CS HIGH) the data from the selected block is presented to the output buffer immediately following the leading edge of  $\phi_2$  and appears at the output, D<sub>OUT</sub>, after a delay equal to the access time t<sub>ACC</sub>. Thus, the access time is referenced from the leading edge of the  $\phi_2$  pulse and is independent of the duration of  $\phi_2$ . The output data is latched and remains valid at the D<sub>OUT</sub> pin until the end of the  $\phi_1$  clock pulse in the next cycle. The data present in all 16 blocks automatically recirculates from the output back to the input regardless of the address inputs, provided that WE remains inactive throughout the cycle.

#### READ AND WRITE MODE

In the Read and Write mode ( $\overline{WE}$  LOW and CS HIGH), the output data from the selected block is available at the output pin as in the read-recirculate mode; however, the recirculate path of that particular block is disabled. Input data present at the D $_{1N}$  pin during  $\phi_2$  is written into the selected block by the falling edge of  $\phi_2$ , while the other 15 blocks automatically recirculate their contents. This form of an "early-write" cycle ( $\overline{WE}$  LOW prior to the falling edge of  $\phi_1$ ) requires that both  $\overline{WE}$  and D $_{1N}$  have set-up times with respect to the trailing edge of  $\phi_1$ . In fact, for successive write operations handled in this mode,  $\overline{WE}$  may be held LOW continuously without returning it to the HIGH state between cycles. A "delayed-write" cycle ( $\overline{WE}$  goes LOW after the trailing edge of the  $\phi_1$  clock pulse) is also possible and is discussed in the next paragraph as a subset of the RMW operating mode.

### READ-MODIFY-WRITE MODE

---

The Read-Modify-Write mode (CS HIGH,  $\overline{WE}$  HIGH goes LOW) is simplified by the fact that the F464 is always in the read mode whenever it is selected (CS HIGH). Since the access time is referenced to the leading edge of  $\phi_2$  and the setup times of  $\overline{WE}$  and  $D_{1N}$  are referenced to the trailing edge of  $\phi_2$ , this mode of operation requires an extended  $\phi_2$  HIGH time in order to provide the required modify time. This "stretched"  $\phi_2$  HIGH time may be determined by the following relationship:

The modify time, t<sub>MOD</sub>, is determined by the user and is dependent on the delays of the external logic used to modify the output data. The Read-Modify-Write (RMW) cycle time then, is given by:

where  $t_{\phi 2H}$  is the new "stretched" version of the  $\phi_2$  clock pulse.

If no modification of output data is required, then this operating mode reduces to a "delayed-write" mode in which  $D_{1N}$  and  $\overline{WE}$  may occur after the  $\phi_1$  clock pulse.

#### MEMORY START-UP

When the F464 is initially powered up, the VBB supply (i.e., the -5 volt supply) should be applied to the memory before and removed after the other supplies. This action results in greater protection against accidental violation of the voltage limits specified in the Absolute Maximum Ratings section and, in general, enhances the long term reliability of the memory.

In order to clear the memory of extraneous charge following power-up or after a clock stoppage of greater than 15  $\mu$ s, the F464 must be clocked through a minimum of 20,000 clock cycles of any type before a valid memory cycle should be attempted.

### ABSOLUTE MAXIMUM RATINGS

Voltage of any pin relative to V<sub>BB</sub> (V<sub>SS</sub> − V<sub>BB</sub> ≥ 4.5 V) Operating Temperature (Ambient) Storage Temperature (Ambient) Power Dissipation -0.5 V to +20 V 0°C to 55°C -55°C to 150°C

Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# DC REQUIREMENTS: TA = 0°C to 55°C (See Note 1)

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
V <sub>DD</sub>	Supply Voltage	11,4	12	12.6	V	
v <sub>cc</sub>	Supply Voltage	4.75	5.0	5.25	V	anna)
Vss	Supply Voltage	0	0	0	٧	1
VBB	Supply Voltage	-5.5	-5.0	-4.5	V	
VIHC	Input HIGH Clock Voltage	VDD-1		V <sub>DD</sub> +1	V	
VILC	Input LOW Clock Voltage	-0.5		0.8	V	2
AVILE	Voltage Differential Between Any Two Clock LOWS	0		0.8	V	2
VIH	Input HIGH Voltage, all inputs except clocks	2.4		Vcc	V	
VIL	Input LOW Voltage, all inputs except clocks	-0.5		0.8	V	TACK HIST

SYMBOL	PARAMETER			MIN	TYP	MAX	UNITS	NOTES	
		Active	fmin		5	8	mA		
lDD	Average V <sub>DD</sub> Current	Active	fmax		15	25	mA	3, 10	
·UU	Average v DD corrent	Standby	fmin		3	5	mA	3, 10	
	ay i say ku 188 say say sa 1	J. C.	fmax		12	19	mA		
		Active	fmin		1.5	2.5	mA		
'cc	Average V <sub>CC</sub> Current		fmax		2.5	4	mA	3, 10	
	The second second	Standby	fmin		0.3	0.5	mA		
		f <sub>max</sub>		1.2	2	mA			
188	Average VBB Current				KR MARA	100	μА	4	
VOH	Output HIGH Voltage	100000	2-1-1	2.8	CHARLES TO	100 10 10	V	5	
VOL	Output LOW Voltage				mal sust	0.4	V	6	
IN	Input Leakage Current (an	y input)		-10		10	μА	7	
OUT	Output Leakage Current	esie see Decoe		-10		10	μА	8	
C <sub>IN1</sub>	Input Capacitance, $\phi_1$ and	φ <sub>2</sub>	a being elebe		100		pF	9	
C <sub>IN2</sub>	Input Capacitance, φ <sub>T1</sub> an		30		pF	9			
C <sub>IN3</sub>	Input Capacitance, A <sub>0</sub> - A	3, CS, WE, and I	PIN		5		pF	9	
COUT	Output Capacitance, DOU	T			7		pF	9	

# RECOMMENDED CLOCKING CONDITIONS: Over Full Range of Voltage and Temperature (See Note 11)

IEEE	CVMOOL	PARAMETER	F4	64-2	F4	64-3	F464-4		UNITS	
SYMBOL	SYMBOL	PANAMETER		MAX	MIN	MAX	MIN	MAX		NOTES
TEIHEIL	t <sub>Ø</sub> 1H	φ <sub>1</sub> HIGH Pulse Width	50	200	60	200	100	200	ns	10
TE2HE2L	¹¢2H	φ <sub>2</sub> HIGH Pulse Width	50	300	60	300	100	300	ns	10
TE1LE2H	tUL1	φ <sub>1</sub> to φ <sub>2</sub> Underlap Time	30		45		100		ns	387
TE2LE1H	tUL2	φ <sub>2</sub> to φ <sub>1</sub> Underlap Time	30		45		100	art en	ns	
TTHEL	tovi	φ <sub>T1</sub> and (φ <sub>1</sub> or φ <sub>2</sub> ) Overlap Time	30		30		50		ns	
TEHTL	tov2	φ <sub>T2</sub> and (φ <sub>1</sub> or φ <sub>2</sub> ) Overlap Time	20		30		50		ns	
TEHTH	†T1D	(φ <sub>1</sub> or φ <sub>2</sub> ) to φ <sub>T1</sub> Delay Time	0		0		0		ns	
TTLEH	†T1S	φ <sub>T1</sub> to (φ <sub>1</sub> or φ <sub>2</sub> ) Setup Time	0		0		0		ns	
TELTH	†T2D	(φ <sub>1</sub> or φ <sub>2</sub> ) to φ <sub>T2</sub> Delay Time	0		0		0		ns	
TTLEL	tT2S	φ <sub>T2</sub> to (φ <sub>1</sub> or φ <sub>2</sub> ) Setup Time	5		5		5		ns	
TELTL	tT1HD	φ <sub>T1</sub> Hold Time	20		30		50		ns	
-	t <sub>T</sub>	Transition Time (Except Clocks)	3	50	3	50	3	50	ns	11
-	†TC	Clock Transition Time (Rise and Fall)	10	50	10	50	10	50	ns	11,12
-	1	Operating Frequency	1.0	5.0	1.0	4.0	1.0	2.0	MHz	12
-	THALT	Halt Time @ 2 MHz		15		15		15	μѕ	17


### RECOMMENDED AC OPERATING CONDITIONS: Over Full Range of Voltage and Temperature

IEEE	CVA4DO.	0101115750	F4	64-2	F46	64-3	F464-4			
SYMBOL	SYMBOL	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
TAVEH	<sup>t</sup> AS	Address Setup Time	5		5		5		ns	19
TELAX	t <sub>AH</sub>	Address Hold Time	5		5		5		ns	
TSVEH	tcss	Chip Select Setup Time	5		5		5		ns	
TELSX	tcsH	Chip Select Hold Time	5		5		5	-1/2	ns	
TWHEL	tRCS	Read-Recirculate Command Setup Time	5		5		5		ns	13
TELWX	tRCH	Read-Recirculate Command Hold Time	25		25		25		ns	13
TWLEL	twcs	Write Command Setup Time	0		0		0		ns	
TELWX	twch	Write Command Hold Time	25		25		25		ns	
TWLEL	twcL	Write Command Lead Time (RMW Only)	60		60		60		ns	
TDVWL	¹DS	Input Data Setup Time	0		0		0		ns	14
TELDX	t <sub>DH</sub>	Input Data Hold Time	25		25		25		ns	- 110
TELOZ	†OFF	Output Buffer Turn-Off Delay	0	50	0	50	0	50	ns	15
TEHQV	†ACC	Output Data Access Time		50		60		70	ns	16


#### NOTES:


- 1. All voltages are measured with respect to VSS.
- 2. The differential voltage between a LOW for any clock input and a LOW for any other clock input should not exceed 0.8 V.
- 3. Current levels at both minimum and maximum frequencies are specified for minimum  $\phi_1$  and  $\phi_2$  clock pulse widths, See Figure 4.
- 4. Measured at maximum frequency and  $V_{\mbox{\footnotesize{BB}}}$  = -5.5 V.
- 5. Measured with IOUT = -2.5 mA.
- 6. Measured with IOUT = 3.5 mA.
- 7. Input leakage current is measured with V<sub>IN</sub> = V<sub>DD</sub> for clock inputs and V<sub>IN</sub> = V<sub>CC</sub> for all other inputs.

  8. Leakage current at the D<sub>OUT</sub> pin is measured for both V<sub>OUT</sub> equal to V<sub>CC</sub> and V<sub>SS</sub> when the output buffer is in the high impedance state
- 9. Effective capacitance is calculated from the equation C = I \( \Delta t / \Delta V \) with \( \Delta V = 12 \) V for clock inputs and with  $\Delta V$  = 3 V for TTL pins while the device is active. Measured parameters are current and time.
- 10. Maximum clock pulse widths are specified in order to limit power dissipation. See Figure 4 showing the relationship between power and clock pulse width.
- 11. Reference levels used for timing measurements are V<sub>IHC</sub> (min) and V<sub>ILC</sub> (max) for clock inputs and V<sub>E4</sub> (min) and V<sub>IL</sub> (max) for all other inputs. Transition times for both rise and fall are measured between these reference
- 12. Minimum and maximum frequency values assume clock transition times of 10 ns.
- 13. The Read-Recirculate command is performed by keeping WE in the inactive state (i.e. HIGH) for the prescribed set-up and hold times.
- t<sub>DS</sub> references D<sub>IN</sub> to the trailing edge of φ<sub>1</sub> in a Read-(early) Write cycle. However, in a Read-Modify Write (i.e. delayed write) cycle, t<sub>DS</sub> references D<sub>IN</sub> to the negative-going edge of WE.
- 15. t<sub>OFF</sub> (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 16. Measured with a load equivalent to two TTL loads and 100 pF. See Fig. 5.
- 17. The clocking operation maybe momentarily halted for as long as 15 µs once each interval of 64 or more clock cycles provided that the clock frequency is at least 2.0 MHz or higher. During this "halt time" it is recommended that all clock signals be in the LOW state in order to limit power dissipation.



FAIRCHILD 65,536 X 1 DYNAMIC SERIAL MEMORY . F464






#### **CLOCK GENERATION CIRCUIT -**


The circuit shown below may be used to generate the four MOS-level clocks required of the F464 from a single master clock. In this circuit, the master clock frequency f, must be twice the desired data rate at the F464 output pin. Since the input clock frequency is "squared-up" with a divide-bytwo flip-flop, the duty cycle of this clock is non-critical. A pulse edge at the input of the buffered delay line produces a sequence of delayed pulse edges from the A, B, C, D and E output taps. These delayed pulse edges are ANDed together to produce the required  $\phi_1$  and  $\phi_2$  clocks as well as the  $\phi_{T1}$  and  $\phi_{T2}$  transfer clocks. Since the transfer clocks occur in a symmetrical fashion every 64 clock cycles, a 6-bit, modulo 64 counter is required. The outputs of this 6-bit counter are decoded to enable the appropriate transfer clock gates at counts of 29, 31, 61 and 63. Thus,  $\phi_{T1}$  is passed along to the clock drivers only during cycles 31 and 63, while  $\phi_{T2}$  is gated through only during cycles 29 and 61. These four counts are easily decoded with only a 2-to-4 decoder and one 4-input NAND gate. The 6 bits of the modulo 64 counter comprise the 6 low order bits of the 12-bit, modulo 4096 loop counter. This counter is required to define address locations within each 4K block and will, in most cases, be already present in the system.

One major advantage of using a delay line is that since the clock pulses are generated from delayed edges, the pulse width in all cases is fixed and does not vary as a function of the input master frequency f. Thus minimum pulse widths are always generated regardless of cycle and data rates. This translates directly into lower power dissipation since I<sub>DD</sub> is a function of clock pulse width.

The maximum clock rates for which this circuit will operate properly depends on the clock transition times (both rise and fall) at the output of the TTL-to-MOS drivers and, the delay between adjacent taps on the delay line. The maximum data rates possible for this circuit are given in the table. Faster and/or more efficient clock generation circuits may be realized by using different types of delay lines (e.g. more taps or unequal tap delays).

### SERIAL AND TRANSFER CLOCK GENERATION CIRCUIT





Fairchild cannot assume responsibility for use of any circuitry described other than circuitry entirely embodied in a Fairchild product. No other circuit patent licenses are implied Manufactured under one of the following U.S. Patents 2981877, 2015048, 3064187, 3108359, 3117280, other patents pending